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SECTION I 
INTRODUCTION 
Texas Instruments has del ivered an In tegra ted  C i r c u i t  Sequence Generator 
t o  J e t  Propulsion Laboratory i n  accordance with References (a )  and (b). The 
sequence generator  described i n  JPL Design Spec i f i ca t ion  Number 31243 was designed 
and b u i l t  us ing only in t eg ra t ed  c i r c u i t s .  
e f f o r t  is shown i n  Appendix A. The primary design objec t ive  was t o  minimize the 
s i z e  and weight of the  system while maintaining an economical throw-away l eve l .  
The modu-le configurat ion conforms t o  the  standard Mariner B modules which makes 
it compatible wi th  d i s c r e t e  components. 
The spec i f i ca t ion  r e l a t i n g  t o  t h i s  
Texas Instruments has f ab r i ca t ed  the  in tegra ted  c i r c u i t  sequence generator 
subsystem using the Se r i e s  53 SOLID CIRCUIT@ semiconductor networks as l og ic  
bui ld ing  blocks. This approach has r e s u l t e d  i n  a subsystem of minimum s i z e  and 
weight. 
ence i n  the  design, development and app l i ca t ion  of the SOLID CIRCUIT networks 
t o  supply a sequence generator wi th  high r e l i a b i l i t y  and minimum power consump- 
t ion.  Figures  1 and 2 show the  complete subsystem. 
I n  addi t ion ,  Texas Instruments has taken f u l l  advantage of pas t  experi-  
This r epor t  is the  F ina l  Engineering Report required by the  con t r ac t  
and has been w r i t t e n  i n  accordance with JPL General Spec i f i ca t ion  Number 20017. 
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SECTION I1 
PLANETARY RANGING SYSTEM DISCUSSION 
A. General 
P r i o r  t o  the  desc r ip t ion  of the In tegra ted  C i r c u i t  Sequence Generator, the 
This w i l l  serve as  a founda- problem of long-distance ranging w i l l  be discussed. 
t i o n  f o r  the abbreviated discussion of the subsystem d e t a i l s  t h a t  follow. 
B. Long-Distance Ranging Problem 
The conventional method of determining d is tance  t o  a t a r g e t  o r  ob jec t  i s  
one using radar  apparatus i n  which a pulse of r f  energy i s  t ransmit ted,  and the 
rmrr!d-tria T fer the ref:e.eLed pulse i s  measured, converted t o  range un i t s ,  
and displayed,  rar.ge is c m p t e d  according to the  equation 
r = Tc/2 
where c i s  the r ad io  propagation ve loc i ty  i n  the medium. 
A problem a r i s e s ,  however, when the returned s igna l  drops below the thres -  
hold of d e t e c t a b i l i t y ;  therefore ,  some means of increas ing  the energy of the 
t ransmi t ted  (and received) pulse must be devised i n  order t o  increase the  maximum 
range c a p a b i l i t y  of t h e  system. Several p o s s i b i l i t i e s  a re :  
1. Increas ing  the peak power of the t r ansmi t t e r  
2. Increasing the pulsewidth 
3 .  Increasing the pr f  and c o r r e l a t e  over a number of pulses  
4. Using a higher gain antenna 
5. I n s t a l l i n g  a transponder on the vehic le  being ranged. 
Some of these approaches w i l l  a l t e r  the performance of the system. 
the second a l t e r n a t i v e  (longer pulsewidth) w i l l  reduce the range-resolut ion 
c a p a b i l i t y  of the system i n  general  (an exception w i l l  be discussed l a t e r ) .  
Increas ing  the pulse r e p e t i t i o n  r a t e  (p r f )  and c o r r e l a t i n g  would provide a con- 
s iderable  improvement i n  the de tec t ion  of  weak s igna l s  from r e l a t i v e l y  longer 
ranges;  however, s ince  range ambiguity i s  a func t ion  of c /p r f ,  then a means of 
t racking  (a p r i o r i  information) must be used t o  e s t a b l i s h  the  co r rec t  range cate-  
gory 
For example, 
The chief a l t e r n a t i v e  t o  the bas ic  method discussed previously i s  one 
c a l l e d  a coded-pulse system, which takes advantage of c e r t a i n  des i r ab le  cor re la -  
t i o n  p rope r t i e s  of the t ransmit ted s ignal .  I n  f a c t ,  a t  c e r t a i n  extremely long 
d is tances  i n  our p lane tary  system, it appears t h a t  there  may be no a l t e r n a t i v e  
t o  ranging o ther  than a coded-pulse system of the type t o  be discussed. The 
coded-pulse radar  o r  ranging system accomplishes a g rea t e r  range by using a l t e r -  
na t ive  2 i n  the  following manner:* A longer pulse  i s  t ransmi t ted  which i s  made 
*A transponder i s  a l s o  used. 
3 
up of many shor t e r  pulses coded (e.g., i n  binary fashion) i n  such a way t h a t  
when the received pulse a r r i v e s  a t  t he  r ece ive r ,  the  out-of-phase c o r r e l a t i o n  
with a l o c a l l y  generated ( o r  s tored)  vers ion of t he  code maintains a r e l a t i v e l y  
s t a b l e ,  low mean value i n  comparison with the  in-phase c o r r e l a t i o n  which produces 
a maximum value. The peak i s  used t o  mark the a r r i v a l  of the r e t u r n  pulse  and 
may be resolved e a s i l y  wi th in  a f r a c t i o n  of the  time period of a s i n g l e  b i t  of 
the  code. Thus, the usual  compromise with range r e s o l u t i o n  i n  using a longer 
pulsewidth i s  avoided. 
I n  the  system developed a t  JPL, t he  coded-pulse ranging s i g n a l  i s  t r ans -  
mit ted continuously so t h a t  the range ambiguity of t he  system i s  a funct ion of 
the  time period of the code. I n  sho r t ,  the code-repet i t ion r a t e  i s  s imi l a r  t o  
the pu l se - r epe t t t i on  r a t e  i n  a conventional r ada r  i n  de f in ing  the  range ambiguity 
of t he  system. To increase the maximum unambiguous range rmax c a p a b i l i t y  of the 
system, the  code period P must be increased as indicated i n  the  following equation: 
rmax = (1/2)Pct 
where 
P = the period of the  code i n  symbols o r  b i t s  
c = the propagation ve loc i ty  
t = the  symbol o r  b i t  period. 
The range accuracy ra of the  system i s  a funct ion p r imar i ly  of the code 
symbol o r  b i t  period (i.e.,  bandwidth) input  s ignal- to-noise  r a t i o  and the  i n t e -  
g ra t ion  t i m e  constant i n  the  c o r r e l a t i o n  de tec to r  ( f o r  ve rn ie r  resolut ion) .*  
For g r e a t e r  range accuracy, t he  code or  b i t  per iod must be reduced, and/or the  
e f f e c t i v e  signal-to-noise r a t i o  must be increased. 
As i n  a l l  systems which o f f e r  so lu t ions  t o  major problems, other  pro- 
blems may a r i s e ;  i n  t h e  coded ranging system, the  primary problem o r d i n a r i l y  i s  
one of acquir ing the received code. I n  p a r t i c u l a r ,  t h i s  i s  a problem when it  
must be done i n  r e a l  time and i n  a r e l a t i v e l y  s h o r t  per iod of time. I n  theory, 
t o  mark one symbol ou t  of P symbols r equ i r e s  only log2P information b i t s .  
example, t en  information b i t s  def ine unambiguously any one of 1024 symbols, pro- 
vided the  t en  information b i t s  a r e  without e r r o r .  Since the received s i g n a l  i s  
degraded by noise,  i t  would be u n r e a l i s t i c  t o  expect t h a t  log2P b i t s  would be 
received without e r r o r  with a high p r o b a b i l i t y ;  hence, some means of e r r o r  
co r rec t ion  of the received b i t s  would be necessary t o  recover accurately log2P 
b i t s .  P re sen t ly ,  no simple o r  r e l a t i v e l y  s t ra ightforward technique i s  known t o  
do t h i s  with a reasonable amount of equipment. 
o the r  extreme) , the received code could be acquired by exhaustive t r i a l  co r re l a -  
t i o n  of each b i t  or symbol p o s i t i o n  of the sequence. 
of comparing the l o c a l l y  generated code with the  received code fromwhich the  clock 
r a t e  has been recovered f o r  d r i v i n g  the l o c a l  code generator.  This comparison o r  
c o r r e l a t i o n  i s  performed f o r  a per iod of time depending on the s ignal- to-noise  
r a t i o  and desired confidence l e v e l ,  both of which specify the  t i m e  i n t e r v a l  of 
the c o r r e l a t o r  i n t e g r a t o r ;  then the output o f  the  i n t e g r a t o r  i s  sampled t o  de t e r -  
mine whether the r e q u i s i t e  threshold has been exceeded. 
For 
On the  o the r  hand (and a t  the  
Each t r i a l  would c o n s i s t  
I f  not  exceeded, the  
*The signal-to-noise r a t i o  i s  increased ( e f f e c t i v e l y )  by increasing the i n t e g r a t o r  






















next t r i a l  cons i s t s  of s h i f t i n g  the phase of the loca l ly  generated code by one b i t  
(with reference t o  the received code) and repeat ing the process j u s t  described. 
A scanning operat ion is ,  thereby, performed u n t i l  the co r rec t  phase i s  determined, 
a t  which time the output of the in tegra tor  w i l l  exceed the predetermined threshold 
and the  received code w i l l  have been acquired. 
words, t o  produce a continuous readout of the range, it i s  necessary t o  continue 
t o  s t e p  the l o c a l  code generator a t  the same clock r a t e  as  t h a t  of the  received 
code by using a clock phase-locked loop i n  the receiver .  The range i s  d i r e c t l y  
proport ional  t o  the displacement, i n  b i t  periods,  between the  t ransmi t te r  and 
rece iver  code by using a clock phase-locked loop i n  the receiver .  The range i s  
d i r e c t l y  proport ional  t o  the displacement, i n  b i t  periods,  between the t ransmi t te r  
and rece iver  code generators.  
To maintain t r ack  or,  i n  other  
Tc ahcz hc?.;? b p r z c t i c e l  svrh R n  exhaustive t r i a l  process would be, consider 
the fnllnving example. The coded sequence is  1.435 b i l l i o n  b i t s  long, which i s  
adequate f o r  unambiguous ranging up t o  approximately 133.4 mil l ion  miles a t  a 
megabit t ransmi t te r  r a t e ;  the time constant i n  the i n t e g r a t o r  i s  1 second, and 
a sampling or  scanning i n t e r v a l  of 1 second i s  used ( thus,  the s igna l  i s  cor re la ted  
over an i n t e r v a l  of 1 mi l l ion  b i t s ) .  I n  the worst  possible  case (no a p r i o r i  
range information), it would take 45.5 years, o r  an average of 22.75 years,  to 
acquire t h i s  sequence. 
A means of avoiding t h i s  exhaustive t r i a l  process i s  mandatory. An excel- 
l e n t  a l t e r n a t i v e  devised by communications s stems research s c i e n t i s t s  a t  JPL i s  
summarized b r i e f l y  i n  the following l i s t .  L $ , 3  
1. S e l e c t  j sequences (code components) with the desired 
idea l  or  two-level au tocorre la t ion  funct ion (maximal- 
length s h i f t  r e g i s t e r  generator sequences and Legendre 
sequences) of length pi such t h a t  each pi i s  r e l a t i v e l y  
prime t o  a l l  the o thers  and such t h a t  the following 
inequal i ty  i s  s a t i s f i e d :  
where P is t h e  minimum code period required t o  achieve 
a spec i f ied  maximum unambiguous range. Since each of 
the j sequences i s  r e l a t i v e l y  prime t o  every other ,  a 
composite sequence w i l l  have a period equal t o - t h e  pro- 
duct of t h e  individual periods of the j sequences ( l e a s t -  
common multiple).  
a s  c lose a s  possible  to t he  j th  r o o t  of P.4 
I n  addi t ion  i t  is  b e s t  i f  each p i  i s  
1 S.W. Golomb, "Deep Space Range Measurement," Research Summary, No. 36-1 
2 M. Easter l ing ,  "Acquisition Ranging Codes and Noise," Research Summary, 
3 "A Long Range Prec is ion  Ranging System," Technical Report No. 32-80 (JPL,lO Ju ly  1961) 
(Jay 15 February 1960). 
No. 36-2 (JPL, 15 Apr i l  1960). 
R.C.Titsworth, "Optimal Ranging Codes," Technical Report No. 32-411 (JPL,l5 April  
1963). 
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2. By s u i t a b l e  combination of these sequences b i t -by -b i t  
(preferably majori ty  log ic) ,  i t  i s  r e l a t i v e l y  simple 
f o r  the r ece ive r  t o  acquire the phasing on each one 
independently by c o r r e l a t i n g  i t  with the received com- 
p o s i t e  sequence and determining the s h i f t  p o s i t i o n  
which produced the highest  c o r r e l a t i o n  i n t e g r a l .  There 
fo re ,  the e n t i r e  combined sequence i s  acquired (with 
a nominal S/N) i n  no more than N t r i a l s  where N i s  
defined by 
j 
+ p j  = C p i  N = p i  + p2 + * . *  
i=l 
I n  the  case of the coded sequence used i n  a planetary 
ranging system which contains 1.435 b i l l i o n  b i t s ,  N 
r ep resen t s  304 t r i a l s  (2+7+11+23+31+103+127), or about 
5 minutes a t  most using a 1-second i n t e g r a t i o n  period 













The in tegra ted  c i r c u i t  sequence generator i s  an i n t e g r a l  p a r t  of the com- 
p l e t e  ranging system. The funct ion of the subsystem, described by Figure 3, i s  
t o  generate the  long binary codes mentioned i n  t h e  previous sect ion.  I n  the  
following paragraphs, the e l e c t r i c a l  and mechanical c h a r a c t e r i s t i c s  w i l l  be 
discussed b r i e f l y  s ince  the bas i c  design and been accomplished by JPI,. The 
drawing index, Appendix B, gives a complete l i s t i n g  of a l l  the  drawings gener- 
a ted  during t h i s  program. 
3. Electrica:  
The subsystem generates six pseudorandom codes with feedback s h i f t  
r e g i s t e r s  ah shcnjn i n  Ffgure 4 and Table I. The period lengths  and symbol 
sequences of t he  s i x  codes a re  l i s t e d  i n  Table 11. These pseudorandom codes 
a r e  combined a s  shown i n  Table IIIA and I I I B .  The three modes of operat ion of 
the subsystem a re  d i c t a t ed  by the acquis i t ion  (Ac) and c o r r e l a t i o n  (Co) v a r i -  
ables  which a r e  a l s o  included i n  Table IIIA and I I I B .  
1. SOLID CIRCUIT Semiconductor Networks 
The Se r i e s  53 SOLID CIRCUIT semiconductor networks a r e  s imi l a r  t o  
the  more fami l i a r  Se r i e s  51. The Ser ies  53 networks were designed s p e c i f i c a l l y  
f o r  operat ion a t  clock frequencies to  3 megacycles. This increase i n  speed was 
accompanied by a proport ional  increase i n  power. However, the sequence generator 
described by t h i s  r epor t  w i l l  require  a maximum of 2.1 watts .  A l l  of the  log ic  
funct ions described i n  the  design spec i f i ca t ion  have been implemented using the 
S e r i e s  53 SOLID CIRCUIT i n  the NAND/NOR configuration. 
only one pos i t i ve  supply voltage,  whereas the  AND/OR configurat ion requi res  an 
add i t iona l  negative supply voltage.  
This configurat ion requi res  
With the J-K Flip-Flop SN530, no inve r t e r  i s  required f o r  s t e e r i n g  
s ince  both the normal and the complimentary inputs  a r e  ava i lab le .  This r e s u l t s  
i n a  savings i n  power and c i r c u i t r y .  The o ther  l og ic  implementation i s  s t r a i g h t -  
forward. 
A l l  s ix  types of networks were used i n  the  sequence generator. SN531 
and SN533 NAND Gates were used f o r  a l l  feedback and combination logic .  The SN535 
was used f o r  the  clock d r ive r  and inverter .  SN532 and SN534 AND Gates were used 
f o r  word de tec tor  logic .  I n  addition, the  SN532 was used t o  fncrease the  €an-in 
of SN531. .. 
R e l i a b i l i t y  data  on the  SOLID CIRCUIT semiconductor networks is  pre- 
sented i n  Appendix C. 
Ser i e s  51. 
This data i s  appl icable  t o  the Se r i e s  53 as wel l  as  the  
I n  Ju ly ,  the Se r i e s  53 appl ica t ion  r e p o r t  w i l l  be published and w i l l  
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2. Subsystem Descript ion 
a. Clock Shaper and Driver 
The clock shaper and dr iver  i s  composed of two i nve r t e r  c i r c u i t s  
t i e d  i n  p a r a l l e l  and feeding i n t o  three addi t iona l  i n v e r t e r s  i n  p a r a l l e l .  
ou tput  of these three  inve r t e r s  i s  cOnrmOn t o  each of the  code-component generators.  
The output  of the  two p a r a l l e l  i nve r t e r s  i s  used t o  clock the combining log ic  f l i p -  
f lops.  
Module along wi th  the  CL Flip-Flop. The l o g i c  diagram f o r  t h i s  module is shown i n  
Figure 5. 
The 
These clock i n v e r t e r s  a re  physical ly  located i n  the X Sequence Generator 
b. Code-Compozent Generators 
The maximal-length sequences X, C and E a r e  generated with l i n e a r  
feedback. Legende sequences A and B a r e  generated with non-linear feedback which 
der ives  the  output from the s h i f t  r e g i s t e r .  The Legende sequence D i s  generated 
i n d i r e c t l y  by short-cycl ing the  l i nea r  feedback and der iv ing  the  output wi th  com- 
b ina t ion  logic .  The l o g i c  diagrams of the code generators  a re  shown i n  Figures 5, 
6, 7, 8, 9, 10, 11 and 12. 
Inves t iga t ion  has shown t h a t  t h i s  l og ic  design requi res  the 
minimum t o t a l  c i r c u i t r y  which insures  maximum r e l i a b i l i t y .  
r e g i s t e r s  i n  generators A and B may be reduced, bu t  an increase i n  feedback l o g i c  
i s  requi red ;  hence, no ga in  would be r ea l i zed .  
The number of s h i f t  
c. Code-Component Combiners 
The code-component combiners, Figures 13 and 14, a re  designed 
to  r equ i r e  a minimum number of Ser ies  53 SOLID CIRCUIT bui ld ing  blocks. Tables 
IIIA and I I I B  show the code combination generated i n  each of the  three  modes of 
operat ion.  
d. Output Timing 
To insure  t h a t  t h e  code outputs a re  i n  phase with t h e  system 
timing, t he  f i n a l  code combination is followed by f l i p - f l o p s  which a r e  clocked 
by the input  timing. 
3. Subsystem Speci f ica t ions  
The sequence generator  w i l l  meet o r  exceed the  following spec i f i ca -  
t ions : 
a. Timing Input  
Waveform 
Fre que nc y 
Amp1 i tude  
Reference 
Source 
Square 50% duty cycle 
lmc nominal 
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Figure 8. D Sequence Generator 
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Figure 9. D Output Gating No. 1 
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b. Clock Input  
Wave form 
Frequency 








< l K  ohm 
I n  phase with l m c  squarewave 
c. Acquis i t ion and Correlat ion Inputs  
Waveform E i the r  of two dc  vol tage  l eve l s  
Logic Levels +3 Volts = t rue  (1) 
0 Volts = f a l s e  (0) 
d. Transmitter and Receiver Code Outputs 
Waveform NRZ binary vol tage waveform 
switch nominal 1 usec b i t  period. 
Signal  and complement i s  provided. 
Logic Levels 3 Volts = 1 
0 Volts = 0 
I n  phase wi th  system timing. Trans i t ion  Timing 
e. T e s t  Outputs 
f .  Power 
g. Packaging 
Test po in ts  a r e  provided f o r  each 
code component, i t s  associated word 
de tec tor ,  and the  i n t e r n a l  timing 
pulse. 
Voltage 3.2 v o l t s  5 5% 
Current 650 ma 
Power 2.1 wat t s  
The e n t i r e  sequence generator is  
mounted on one s tandard JPL sub- 
chass i s  referenced i n  JPL Spec i f i -  
ca t ion  Number 31224. Almost two- 
t h i r d s  of the  chass i s  i s  not  used. 
C. Mechanical 
1. General 
The component p a r t s  of the sequence generator,  the modules, a r e  
broken i n t o  func t iona l  p a r t s  of the t o t a l  system. The system i s  broken i n t o  
f i v e  1 X  modules, f i v e  2X modules, and one connector module. The breakdown of 
these  modules i s  shown i n  Figure 3. The interconnect ions from module t o  module 
i s  made by a double s ided n i ck le  pr inted c i r c u i t  board with a l l  welded con- 
s t ruc t ion .  A l l  in terconnect ions i n  the  complete system are  made by e i t h e r  
tweezer, paral le l -gap,  or  b u t t  welding technique. 
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2. 1 X  Modules 
The f ive  1 X  modules contain t h e  A,  B, C,  E and X code component 
generators.  The X code component generator module a l s o  contains  the clock 
f l i p - f l o p  and the clock d r ive r  c i r c u i t s .  
These 1X modules each contain one T I  s t a c k  of networks. The number 
of networks per s t a c k  v a r i e s  from nine t o  fourteen. The modules a r e  standard 
i n  s i z e ,  i .e. ,  .918 x .750 x .575. 
The T I  s t acks  a r e  mounted on an epoxy coated f i b e r  g l a s s  header 
board f o r  adapting the s t a c k  leads t o  the  f i n a l  module lead configuration. 
The package i s  shown i n  Figures 15 and 16 which r e a d i l y  show the  amount of 
space and weight wasted i n  conforming t o  the standard subchassis.  
After  assembly and tes t ,  the modules a r e  d i p  coated with RTV 11 
s i l i c o n  rubber. This coat ing was used t o  provide a t h i n  cushion f o r  the ne t -  
works. F ina l  encapsulation of the modules was made using S tycas t  2850 FT. 
3 .  2X Modules 
I n  order t o  provide s u f f i c i e n t  lead holes  i n  the  standard JPL sub- 
chassis  f o r  a l l  inputs  and outputs  and maintain an economical throw-away l e v e l ,  
the other functions, i.e., D code-component generator  and the  code-component 
combiners, were made i n t o  2X modules which were .918 x 1.518 x .575. Each of 
these modules contain two standard T I  s tacks s i d e  by s i d e  wi th  interconnect ions 
between t h e  stacks made across  the  top  of the s t a c k  a s  wel l  a s  under the header 
board. The D code-component generator i s  contained i n  th ree  of the 2X modules 
labeled D Sequence Generator, D Output Gating No. 1 and D Output Gating No. 2. 
This s p l i t t i n g  of the  funct ion was necessary t o  maintain an  economical throw- 
away l eve l  of f i f t e e n  networks or  l e s s .  However, the  complexity of the i n t e r -  
connection board was increased considerably. The remaining two 2X modules con- 
t a i n  the chde-component combining logic.  These modules a r e  labeled Transmitter 
and Receiver No. 1 and Transmitter and Receiver No.  2. 
A s  i n  the  1 X  modules, these modules were d i p  coated with s i l i c o n  
rubber p r i o r  t o  encapsulation i n  Stycast  2850 FT. 
4 .  Connector Assembly 
The connector assembly i s  an a l l  welded connection. The connector, 
Cannon Type DBM-25P-NMB-B1, has terminals which provide f o r  b u t t  welding of the 
.020 nickle  wire. This subassembly was pot ted i n  S i l a s t i c  881 p r i o r  t o  encap- 
s u l a t i o n  i n  Stycast  1090 t o  allow t h e  pins  t o  f l o a t .  The S tycas t  1090 was used 
t o  reduce the  overa l l  weight of the system s ince  no power was d i s s ipa t ed  i n  t h i s  
connector. 
5 .  Subsystem Assembly 
The assembly of the subsystem was unique as  f o r  as interconnections 
of the  modules. The modules were held mechanically i n  the subchassis i n  the 
normal manner by bonding them t o  the subchassis,  then i n s e r t i n g  a s t a i n l e s s  




The interconnecting board was a double-sided n i ck le  board. The e t c h  
on the  two s ides  of the  board was connected by us ing  kovar r ibbon feed-throughs 
t h a t  a r e  parallel-gap welded t o  the etch. 
then bonded t o  the  p r in t ed  c i r c u i t  board. 
paral le l -gap welded t o  the  p r i n t e d  c i r c u i t  board approximately .020 t o  .050 
inches from the module lead holes.  Thus, when the modules a r e  i n s t a l l e d  i n  the  
subchassis,  the r i s e r s  a r e  beside and perpendicular t o  the module leads f o r  easy 
tweezer welding. There a r e  many ways t o  remove and r ep lace  a module. The b e s t  
i s  t o  c u t  the  riser ahead of the weld t o  the module lead and s p l i c e  i n  a small 
piece of ribbon when the new module i s  i n s t a l l e d .  
The backing o r  i n s u l a t i o n  shee t  was 
F i n a l l y  the  r i s e r  connections a r e  
The r i s e r  connections mentioned above a r e  i n  a configurat ion as  
shown: ? The shank po r t ion  of the r iser i s  paral le l -gap welded t o  the  p r in t ed  
c i r c u i t  board. The r i s e r  i s  then bent 90' t o  a l i g n  the  upper po r t ion  with the 
module leads  tha t  a r e  protruding through the  board. This procedure allows f o r  
an a l l  welded construct ion while maintaining the s implici tyof  a conventional 
p r in t ed  c i r c u i t  board. The technique i s  i l l u s t r a t e d  i n  Figure 2 q u i t e  c l e a r l y .  
After f i n a l  assembly, the  p r in t ed  c i r c u i t  board and connections a re  
conformal coated with S d i t h a n e  113. This process provides mechanical support  
f o r  the interconnections a s  w e l l  a s  i n su la t ion .  
The functions t h a t  a r e  accessible  on the  bottom of the subsystem 
can be located by the use of Figure 17 and Table I V .  Figure 1 7  shows the  loca- 
t i o n  of each module lead. Table I V  gives the  funct ions associated with each 
module lead and a l s o  gives the  connector p i n  numbers a s soc ia t ed  with each func- 
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SECTION I V  
PROGRAM HISTORY 
During the e a r l y  port ion of the program, implementation of the log ic  
expressions was invest igated.  Since the Se r i e s  53 SOLID CIRCUIT gives the 
designer the  opt ion of using e i t h e r  NAND/NOR or  AND/OR, inves t iga t ion  of the 
two approaches was warranted. The r e s u l t s  of t h i s  inves t iga t ion  revealed an 
advantage i n  power and network i f  the AND/OR approach were used. 
providing two supply voltages o f f se t s  t h i s  advantage and the NANI)/NOR approach 
was used. 
However, 
The sequence generator i n  i t s  e n t i r e t y  was breadboarded during November 
aiid Bcee~Aer- Uwever, d i f f i c u l t y  i n  acquir ing the SN531, 5 Input  NAND Gate, 
delayed evaluat ion of the breadboard i n  any g rea t  d e t a i l .  
During t h i s  t i m e ,  the problem of power d i s s ipa t ion  was invest igated.  The 
r e s u l t s  of the inves t iga t ion  implied t h a t  use of the Stycast  2850 FT was war- 
ranted ins tead  of the S tycas t  1090. However, the assumption t h a t  a l l  the hea t  
would be conducted only through the p o t t i n g  compound was extremely conservative 
s ince  each of the modules have a t  l e a s t  s ix  leads which are  exce l l en t  heat  
conductors. Also, a laboratory t e s t  of a module disputed the  ca lcu la t ions .  
This t e s t ,  however, was not conducted i n  a vacuum and was, therefore ,  not  con- 
c lus ive  e i t h e r .  Quite possibly,  Stycast  1090 would be s u f f i c i e n t  s ince the 
leads were not taken i n t o  account and s ince with V, of +3 v o l t s  the t o t a l  maxi- 
mum power per module i s  only 300 mil l iwat ts .  
power t h a t  could be d iss ipa ted  using only the S tycas t  1090 po t t ing  compound was 
154 mi l l iwat t s .  Taking the leads i n t o  account, t h i s  would r i s e  t o  a t  l e a s t  
300 mi l l iwat t s .  Therefore, by taking the leads i n t o  account and by using the 
minimum Vcc supply vol tage,  the use of S tycas t  1090 or  some other  l i g h t  po t t i ng  
compound could be used with l i t t l e  d i f f i c u l t y .  However, s ince t h i s  was a develop 
ment cont rac t  and was the f i r s t  t i m e  the Se r i e s  53 SOLID CIRCUITS were used, 
encapsulat ing the modules i n  the Stycast  2850 FT was warranted. 
For a A T  of 3OoC, the maximum 
Development of a completely weldable pr in ted  c i r c u i t  board and i n t e r -  
connection arrangement was accomplished during the next phase of the  program. 
The use of paral le l -gap welding of kovar r i s e r s  t o  the  n ick le  e t c h  and of the  
kovar feed-throughs t o  connect both s ides  of the board has proved qui te  s a t i s -  
factory.  These connections have been v ibra ted  according to or i n  excess of the 
high frequency v ib ra t ion  requirements ca l l ed  out  i n  JPL Speci f ica t ion  30257. 
Af te r  completion of the  interconnection board layout, module and s t ack  
layouts were made and f ab r i ca t ion  of these u n i t s  begun. The pr in ted  c i r c u i t  
board was a l so  being fabr ica ted  during t h i s  time. 
The assembled modules a f t e r  prepot t e s t i n g  were pot ted i n  Stycast  2850 FT, 
but  had d i f f i c u l t y  i n  temperature a f t e r  pot t ing.  
evaluat ion t h a t  the pot t ing  was too severe on the package. Therefore, p r i o r  t o  
po t t ing  the  modules i n  the  Stycast  2850 FT, they were d ip  coated i n  RTV 11 s i l i -  
con rubber. 
It was found a f t e r  carefu l  
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The potted modules were f i n a l l y  symbolized and i n s t a l l e d  i n  the  subchassis.  
The module leads were welded t o  the  p r in t ed  c i r c u i t  board r i s e r s  and the  system 
was t e s t e d  from -25OC t o  +lOO°C. 1 For a more de t a i l ed  h i s t o r y  of the  program, r e f e r  t o  Progress Reports No. 1 
through No. 7 .  
SECTION V 
TESTING AND CALIBRATION 
The t e s t i n g  involved i n  t h i s  program other  than breadboard evaluat ion 
was i n  the form of prepot and postpot t e s t i n g  of the modules and system t e s t .  
The tes t  procedures f o r  each of these t e s t s ,  prepot and postpot,  a re  shown 
i n  Appendix E. 
Some mention of the exact prepot t e s t i n g  is i n  order due t o  the rigorous 
thermal shock given the un i t s .  After assembly, the modules a r e  t e s t ed  i n  the 
following manner : 
1. Perform a l l  pcrfor;-;;nee t e s t s  at rooiil ZCiilperatuLe. 
0 2. Place u n i t  i n  -55 C chamber f o r  one-half hour and perform 
a l l  performance tests. 
3.  Take immediately from -55OC chamber t o  + l l O ° C  chamber and 
leave f o r  one-half hour. Perform a l l  t e s t s .  
4 .  Immediately r e t u r n  u n i t  t o  -55OC chamber f o r  one-half hour 
and perform a l l  t e s t s .  
Take from -55OC chamber back t o  +llO°C chamber and leave fof 
one-half hour. Perform a l l  performance tests. 
5. 
This sequence was performed on each module p r i o r  t o  dip-coating i n  RTV 11 and 
again p r i o r  t o  encapsulation i n  Stycast  2850 FT. 
P r i o r  t o  assembly of the  system, the modules were i n s t a l l e d  on a pr in ted  
c i r c u i t  board with the module leads soldered t o  the  long ribbons welded t o  a 
pr in ted  c i r c u i t  board. They were then given a room temperature system tes t  t o  
v e r i f y  t h a t  the modules and the pr inted c i r c u i t  board were correct .  
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SECTION V I  
RECOMMENDATIONS 




I f  the present  Se r i e s  53 networks a r e  considered, the f i r s t  recommended 
change involves loading the  D code output with an i n v e r t e r  s tage  t o  c lean the 
output  when it  is  i n  the ONE s t a t e .  
the ONE s t a t e ,  i t s  l e v e l  changes as t he  o ther  inputs  t o  the dr iven gates  switch. 
This  is  due t o  the  top t r a n s i s t o r  i n  the  inve r t e r  s tage  opera t ing  below the  knee 
of i t s  Vc vs i c  curve s ince  the re  is v i r t u a l l y  no load on the c i r c u i t .  
any leakage cu r ren t  needed by the  driven gates  produces a no t icable  voltage change 
a t  t h e  output  of the  inver te r .  iinerefore, the number oLC ggaies diszbled Zy  ijthei 
s igna i s  determines t h e  amtint of leakage cur ren t  d r a m  f i G  t h e  iiwertet =hi& 
i n  t u rn  determines the vol tage leve l  a t  which any p a r t i c u l a r  ONE w i l l  be,  The 
i n v e r t e r  load or  a 5 t o  1OK load causes t h i s  i nve r t e r  t o  operate  beyond the knee 
of i t s  Vc v~ i c  curve and thus,  these changes i n  i c  are  not evident i n  the  out-  
put vol tage leve l .  Since t h i s  was not  discovered u n t i l  systems tes t  and has no 
e f f e c t  on the r e l i a b i l i t y  of the s y s t e m ,  i t  was f e l t  t h a t  any cor rec t ive  ac t ion  
a t  t h i s  s tage  could only be time consuming and expensive with no r e a l  purpose 
being gained. 
A t  present ,  when the  i n v e r t e r  output assumes 
Thus, 
Second, the word de tec tor  pulse fo r  t he  X code component generator could 
be generated i n  a d i f f e r e n t  manner and save one network. This would be done by 
us ing  ha l f  of SN533 A2 and inver t ing  i t s  output  with the  unused c i r c u i t  i n  
SN5 35 A8. 
When the new addi t ions  t o  the s tandard S e r i e s  53 l i n e  are  developed and 
ava i l ab le  (sometime i n  August) a savings of between 20 and 30 networks can be 
r ea l i zed  i n  implementing the  log ic  expressions.  This i n  tu rn  w i l l  r e s u l t  i n  
a l e s s  complex package. 
The proposed new standard networks t o  be added t o  the standard l i n e  a re  
a s  follows: 
1. 4-2 input  NAND 
2, 3-3 input  NAND 
3. 2-5 input  NAND 
4. 3-2 input  AND 
5. 2-Ex OR 
6 .  1-ONE SHUT 




The modules r e s u l t i n g  from t h i s  add i t ion  would r e q u i r e  t h e  following 
q u a n t i t i e s  of networks. 
Total  No. 
No. Leads -- 
Present  Network Types 
SN530 SN531 SN532 SN533 SN535 
New Devices 
1. 2. 3. 5. 
2 
Modu 1 e 
X Seq. Gen. 
A Seq. Gen. 
B Seq. Gen. 
C Seq. Gen. 
D Seq. Gen. 
D O u t  Gating 
T and Rcvr. 
E Seq. Gen. 
TOTAL 
4 2 8 11 
1 
1 
5 1 1 8 6 
7 1 1 1  11 6 
5 
7 2 1 
1 
1 
1 1  8 6 
1 2  18 1 
2 4 9 
1 5  2 
15 18 
16 2 3  4 1 1 1 1 
7 2 2 1 1 13 6 
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This i s  a savings of 24 networks over t he  present  system. Each funct ion could 
be generated i n  one module while s t i l l  maintaining a throw-away l eve l  of 16 
networks . 
The logic  functions would be generated i n  the same manner as  the  present  
system except for the word de tec to r  pulses and the  combination log ic .  The word 
de tec to r  pulses  would be generated using NAND Gates followed by i n v e r t e r  s tages .  
I f  the p o l a r i t y  of the word de tec to r  pulse was not  important, the i n v e r t e r  could 
be l e f t  o f f .  
The code-component combining l o g i c  would only be changed i n  the  a rea  of 
performing the  function A $ B  8 C 8 D 8  E. A t  present ,  t h i s  funct ion i s  gener- 
a ted by the following manipulation: 
[ A @ B @ C ]  8 [De4 
The new EX OR network would allow t h i s  expression t o  be generated with l e s s  
networks i n  the following manner: 
The system log ic  design could be t a i l o r e d  a l i t t l e  more t o  the new ne t -  
works with fu r the r  i nves t iga t ion  and save a few add i t iona l  networks. 
The c i r c u i t s  f o r  these new devices a r e  i d e n t i c a l  t o  those of the  present  
NAND and AND gates except t h a t  each emi t t e r  output  pull-down r e s i s t o r  of the 
AND ga tes  a re  brought out on individual  leads t o  -VEE. The Ex OR device i s  
s imi l a r  t o  two AND ga tes  t i e d  together  feeding an i n v e r t e r .  
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The modules using the  10 lead network package measures 0.350 x 1.100 
With the  14 lead package the length would 
The height of the  module would be determined by 
inches fo r  the three network stack. 
be increased t o  1.400 inches. 
t he  number of network and interconnections involved. 
was only  0.350 inches i n  height  p r io r  t o  encapsulation. 
work module would be about 0.425 inches unpotted. 
compound and header board o r  carrier board before  the  0.575 standard module 
he ight  i s  reached. An example of the m d i f i e d  s t a c k  is  shown i n  Figure 18. 
A sample using 15 networks 
This allows 0.150 f o r  po t t i ng  
The height  of an 18 ne t -  
3. Stacked P r in t ed  C i r c u i t  Boards 
The second approach to  packaging the networks is t o  use small etched 
p r in t ed  c i r c u i t  boards t o  interconnect the networks. The pr in ted  c i r c u i t  boards 
wouia oe s m a l l  simigi to %E enzapsalsted 5~ c ) ~ e  mr\d-~le= P w r  networks would be 
attached t o  each pr in ted  circuit bnz!rc! and interconnect ions would be made around 
the  periphery.  These boards would then be connected t o  a header board i f  a pre-  
designed hole p a t t e r n  were used and i f  not,  there  would be no need f o r  a header 
board. 
around the  p r in t ed  c i r c u i t  boards. 
- .  . 
The leads would protrude from the package as they were spaced ins ide  
This system would be very advantageous i n  a high volume production 







The one shot  i s  very s i m i l a r  to  the J - K  Flip-Flop. The range of delay 
wi th in  the  one shot  has n o t  been disclosed.  Like the J-K Flip-Flop, the normal 
and complement inputs  a r e  a v a i l a b l e  t o  allow t h e  device t o  be t r i gge red  by 
e i t h e r  a posi t ive o r  negative pulse. 
B. Mechanical 
1. General 
Due t o  the configurat ion o f  the  in t eg ra t ed  c i r c u i t  package, the  
general  packaging philosophy must be invest igated.  This i n v e s t i g a t i o n  must be 
conducted a t  t he  system l eve l ,  although subsystem and module packaging changes 
could take b e t t e r  advantage of t he  small network package. 
Restraining the package configurat ion t o  the  subchassis i s  i n  
i t s e l f  not detrimental  t o  miniature packaging. However, confining the modules 
t o  the standard hole p a t t e r n  places extreme l i m i t a t i o n s  on the  packaging. Given 
complete freedom wi th in  the  subchassis,  Texas Instruments can produce a much 
smaller and l i g h t e r  sequence generator thaq was produced during t h i s  con t r ac t  
period. However, a l l  interconnections between modules would be made on the 
same s ide  of the  chass i s  where the  modules a r e  located.  There a r e  seve ra l  
approaches tha t  can be taken t o  package the  individual  u n i t s .  The two most 
a t t r a c t i v e  to  Texas Instruments a t  t h i s  t i m e  a r e  a modified network s t a c k  
and a stacked p r in t ed  c i r c u i t  board package. 
2. Modified Stack 
The modified s t ack  takes  advantage of Texas Instruments p a s t  exper- 
ience i n  three dimensional network packaging. The s tacks would be th ree  networks 
i n  width thus accommodating more c i r c u i t r y  i n  a s h o r t e r  s tack .  The interconnect ions 
would be made using a sheet  of kovar etched with leads spaced on .050 cen te r s  and 
located t o  a l ign  with the network leads.  The i n s u l a t i o n  tape between these i n t e r -  
connections would be increased i n  width and length t o  prevent sho r t s  from occurring. 
There would be an overlay of tape a t  l e a s t  ,015 on each s ide  of the network and 
.030 between interconnection wafers. This coupled with the  experience of the 
layout personnel would el iminate  any shor t ing  problems. 
T h i s  type of s t a c k  could e a s i l y  house 15 networks and could incor-  
porate as  many a s  18 networks. The s t a c k  leads  could be adapted t o  the  standard 
module lead pa t te rn ,  b u t  t h i s  c r ea t e s  unnecessary use of space and involves two 
more welds per lead. A b e t t e r  approach and the  one recommended by Texas I n s t r u -  
ments i s  t o  use the  s t ack  leads  a s  module leads and not feed them through the  
subchassis hole pa t t e rn .  
components t o  be mounted on each s ide  of the  subchassis.  
This would double the packaging space by allowing 
The modules would be mounted t o  a c a r r i e r  board i n  a manner s i m i l a r  
t o  t h a t  used on the sequence generator.  The complete assembly would then be 
mounted i n  the subchassis by means of screws and s tuds .  
i n  the subchassis, the  modules a r e  bonded t o  the board. 
P r i o r  t o  being i n s t a l l e d  





















~~ ~~~ ~~ 
Figure 18. Modif ied S t a c k  
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SECTION V I 1  
CONCLUSION 
The contents  of t h i s  r e p o r t  were not  designed t o  present  a complete 
p i c t u r e  of the  work done by Texas Instruments Incorporated on the In tegra ted  
C i r c u i t  Sequence Generator contract .  
the  program h igh l igh t s  and making s p e c i f i c  recommendations f o r  improvements, 
some redundancy i n  e f f o r t  and time can be eliminated i n  fu ture  programs of 
s imi l a r  nature .  
However, i t  i s  hoped t h a t  by giving 
The equipment de l ivered  t o  J e t  Propulsion Laboratory i s  regarded wi th  
a high degree of confidence. However, i t  i s  our pol icy  t o  cont inua l ly  s t r i v e  
fo r  improved r e l i a b i l i t y ,  qua l i t y ,  and performance. It i s  i n  t h i s  realm t h a t  
the  recommendations were made f o r  improvement i n  the e x i s t i n g  equipment. 
Texas Instruments has been pleased t o  work with J e t  Propulsion Labora- 
t o r y  on t h i s  cont rac t .  It i s  hoped t h a t  our experience, technology and i n s i g h t  
developed i n  t h i s  e f f o r t  may be applied t o  fu ture  programs. 
Engineer 
Space Instrumentat ion Systems 
P ro jec t  Engineer 
















"he in tegra ted  c i r c u i t  sequence generator and associated documentation 
was designed and b u i l t  t o  meet the  requirements of the following JPL spec i f i -  
c a t  ions. 
20016 General Specif icat ion,  Workmanship Requirements fo r  
Electronic  Equipment a s  appl icable  to  the s tack  
method of SOLID CIRCUIT semiconductor welded modules 
20017 General Specif icat ion,  Preparat ion of Reports of 
Contractors 
3025 7 Environmental Spec i f ica t ion ,  Mariner B F l i g h t  Equip- 
ment a s  spec i f ied  i n  JPL Speci f ica t ion  No. 31243 
Sect ion 3.5.7.1 
31224 Design Specif icat ion,  F l i g h t  Equipment Telecommunica- 
t i o n  Development, Component Packaging 
31243 Design Specif icat ion,  Spacecraft  F l i g h t  Equipment 
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SEMICONDUCTOR NETWORK, D SEQUENCE GENERATOR 
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SEMICONDUCTOR NETWORK, D SEQUENCE GENERATOR 
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NO. 1 (STACK NO. 1) 
SEMICONDUCTOR NETWORK, D OUTPUT GATING NO. 1 
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QUALITY & RELIABILITY ASSURANCE DEPARTMENT I 
# SEMICONDUCTOR-COMPONENTS DIVISION 
E TEXAS INSTRUMENTS INCORPORATED 
FOREWORD 
This report contains reliability test results on SOLID CIRCUIT@semicon- 
ductor net work. It was prepared by the Quality and Reliability Assur- 
ance Department, Semiconductor -Components Division, Texas Instruments 
Incorporated. 
The semiconductor networks tested were production units of the Series 51 
family, manufactured during the period January 1963 through March 
1964. 
This data i s  presented to assist in the use of Texas Instruments Semicon- 
ductor Networks. While the data presented i s  accurate to the best of 
our knowledge, i t  i s  not intended to constitute a guarantee of product 
re1 iabi I i ty . 
Samuel L. CarreII, Manager 
Quality and Reliability Assurance Department 
Semiconductor - Components Division 
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The 1963 SOLID CIRCUIT @ Semiconductor Network Re1 iabi I i ty Report contains re- 
l iabi l i ty  information on over 9000 Series 51 semiconductor networks. This extensive 
rel iabi l i ty program, initiated over three years ago by Texas instruments Incorporated, 
produced resultant data and information from manufacturing facilities that were 
constructed with specially designed equipment for increased production. With this 
increased production rate , the reliability of semiconductor networks continues to 
improve . 
Implementation of process improvements and increased number of components per 
package wi l l  continue to  give improved reliability. More and more circuit functions 
are being designed into a single network package. This has  the advantage of giving 
a potentially lower cost per function and an improvement in reliability. This reli- 
abi l i ty improvement i s  due to the fact that the reliability of a single circuit on a 
master bar would have approximately the same reliability as i f  several circuits were 
incorporated into the same bar. 
The table below summarizes the results of test performed on Series 51 semiconductor 
networks. 
T Y D ~  Test 
Weekly-Add-To and 
Acce I erated Testing 






Units on Test Network Hours Failure Rate 
0.06%/1000 hours thru 
1454 9,151 , OOO at 85°C 1st quarter 1964 
71 16 5 , ti43 , 492 O.O18%/1OOO hours 
Capability in excess 
605 -- of Mil test levels 
All test results shown i n  this report have been obtained on semiconductor networks 
tested as a complete circuit. Each network i s  the equivalent of approximately 20 
discrete components (transistors , diodes , resistors , and capacitors) interconnected as 
a circuit. 
Although test results are for Series 51 semiconductor networks, a l l  networks are made 
on the same process lines using the same process controls. Consequently, similar test 
results are expected from test programs on Series 52 and Series 53. 
1 
SEMICONDUCTOR NETWORKS REL IABlLlTY TEST PROGRAM 
AND TEST RESULTS 
This brochure summarizes the results of the reliabil i ty test program conducted on 
semiconductor networks for the period January 1963 through March 1964. The tests 
are designed to obtain information on the reliabil i ty of semiconductor networks, to 
determine device capability under severe stress, to determine existing failure modes, 
and to indicate corrective action in the process necessary for continued improvement 
of product re1 iabi I i ty . 
T E S T  METHODS A N D  FAILURE C R I T E R I A  
Networks under test go through initial and post stress parameter testing. The con- 
ditions for parameters chosen are per the applicable Series 51 network type data 
sheet. To give consistent test results the criteria for failure on a l l  internal testing 
i s  kept the same. The parameters selected are those which are most indicative of  
satisfactory performance in  use conditions. They are measured using maximum tem- 
perature (125OC) and worst case input voltages. 
Criteria for failure are as follows: 
Catastrophic Failure: A network which becomes inoperative (short or open) 
or degrades sufficiently to cause definite circuit mal- 
function. 
Degradation Fa i I u re : 
Input Current changes more than f 20% from init ial reading. 
Output Vol tane 
On Level changes more than +20% from init ial reading and ex- 
ceeding 0.30  volts . 
Off  Level changes more than -20% from init ial reading. 
2 




Circuit Diagram and Test Conditions 
SN510 R-S Flip Flop 




VoFF at  Vcc = 6 V,  Vin = 0.30 V, N = 4, TA = 125°C 
VON at  Vcc = 6 v, Vin = 2.0 v, N = 4, TA = 125°C 
at Vcc = 6 v, Vin = 2.0 v, N = 0, TA = 125°C 'in 
SN512 6 Input NOR/NAND Gate 




VOFF at V c c  = 6 v, Vin = 0.30 v, N = 0, TA = 125°C 
VoFF at  V c c  = 6 V, Vin = 0.30 v, N = 5, TA = 125°C 
VON at V c c  = 6 V, Vin = 2.0 V,  N = 0, TA = 125°C 
at  Vcc = 6 v, Vin = 2.0 v, N = 0, TA = 125°C ‘in 
SN514A Dual NOR/NAND Gate 
Circuit 
Test Conditions 
VOFF at V c c  = 6 v, Vin = 0.30 v, N = 0, TA = 125°C 
VoFF at  Vcc = 6 v, Vin = 0.30 v, N = 5, TA = 125°C 
VON at V c c  = 6 v, Vi, = 2.0 v, N = 0, TA = 125°C 





















SN515A "Exclusive OR" Gate 
Circuit 
3 v c c  
0 9  
h h  
r T  
Test Conditions 
VOFF at Vcc = 6 V, Vin = 0.30 V, N = 0, T A =  125°C 
VOFF at Vcc = 6 v, Vin = 0.30 v, N = 4, TA = 125OC 
VON at Vcc = 6 v, Vin = 2.0 v, N = 0, TA = 125°C 
Although the followingdevicesare not represented i n  the tests presented, 
they are catalog device types made from the same master slice as the 
devices tested. As such, they ut i l ize the same technology, the same 
process controls, and the same production line. It i s  expected that the 
reliability of these devices i s  the same as that of the devices tested and 
presented. 
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SN516A DIFFUSED SILICON "TRIPLE GATE" LOGIC NETWORK 
C I RCUl T 
O f  "cc 
SN517A DIFFUSED SILICON "CLOCK DRIVER" NETWORK 
CIRCUIT 
p 0 "cc 
VOUT 
b - - - - - - - - - - - 
@ GND 8 Vour CLAMP 
NOTE: Dotted connection shows clamped condition 
6 
SN518A DIFFUSED SILICON "ONE SHOT" NETWORK 
CIRCUIT 
NOTE: When using internal timing, Pin No. 2 should be connected to Pin No. 6, Pin No. 4 should be connected to Pin No. 9, and Pin No. I should be left unconnected. 




NOTES: Pin No. 9 is used as a test point only. 
For clamping output voltage, connect Pin 4 to 
Pin 7 a n d  Pin 2 to Pin  8.  
8 
A. HlGH TEMPERATURE STORAGE LIFE TESTS 
Storage l i fe  tests on semiconductor networks are performed for the following 
reasons: 
To determine failure mechanisms in shorter test times than would 
be necessary at conditions during normal use. 
Failure rates obtained by accelerated tests can be extrapolated 
to fit normal use conditions. 
Complexity of tests performed, considering quantity and time, 
can be reduced through accelerated test methods. 
Test Methods 
Networks are first tested on failure indicative parameters and then placed on 
high temperature storage. These parameters are monitored at periodic test 
intervals. The storage temperatures used are 125"C, 200"C, and 300°C. 
Summary 
The table below summarizes the test results on accelerated testing at 125"C, 
200"C, and 300°C storage conditions. 
Failure Rate 
Type Test Units on Test Number Failed Network Hours %/'1000 Hours 
125°C Storage 100 2 
48 0 934 , 000 0.21 
(0.078 at 85°C 
200°C Storage 44 0 44,000 0 
300°C Storage 20 0 20,000 0 
These tests continue to show capability far in excess of normal use condition 
storage temperatures. 
Test Resu I t s  
In the 1962 Reliability Brochure, test results were presented for two groups of 
50 networks tested to 3000 hours at 125OC. In this report two cracked bars 
were noted after 2000 hours of testing. These same two groups of networks 
were extended to 9000 hours with no additional failures. Pages 10 and 1 1  
show parameter distributions on these networks to 9000 hours. The corrective 
action steps shown i n  Fig. 4 under code 3 have been effective i n  reducing 
the cracked bar failure mechanism i n  subsequent tests. 
8 
The remainder of the following pages show six weeks of testing at  125OC, 
200°C, and 300°C. These tests were performed on the new lead pattern ma- 
terial which eliminates the AU-AI interface that can result in formation of 
"purple plague." No failures occurred on the three storage tests shown. 
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SEMI CON DU CTO R N E TWO RK S R ELI AB1 L I T Y  DATA 
QUALITY AND RELIABILITY ASSURANCE DEPARTMENT TEXAS IN ST RUMEN TS INCO RPO RAT ED 
T E S T  P E R F O R M E D :  T Y P E  T E S T E D  
STORAGE L IFE  @+125'C SN512 
S A M P L E  
' IZE 50 
-- 
I N I T I A L  D l S T R l 0 U T l O N  
I N T E R -  
V A L S  
-- 
P A R A M E T E R  B E H A V I O R  A N A L Y S I S  
6 WEEKS 12 WEEKS 18 WEEKS 24 WEEKS 30 WEEKS 36 WEEKS 54 WEEKS 
4.17 I 
3.0 I 
I W W  4 . 4  I 4 . 2  I < A .  I 
I - -  - -. , , 
. . . . . .  . . . . . .  . -  . . . .  . . . . . .  . . . . .  . . . . .  . v . . . .  I . . . . . .  
O F F  L E V E L  ( L O A D E D )  A T  V c c  = 6 V .  V I N  = 0 . 3 0 ,  N = 5 TI= 12S'C 
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SEMI CON DU CTO R N E TWO RK S R EL I AB I L I T Y DATA 
QUALiTY AND RELIABILITY ASSURANCE DEPARTMENT 9 TEXAS iNSTRUM ENTS INCORPORATED 
T E S T  P E R F O R M E D :  T Y P E  T E S T E D  S A M P L E  
STORAGE L I F E  @ +  125'C 94510 'IZE 50 
 DISTRIBUTION^ ] P A R A M E T E R  B E H A V I O R  A N A L Y S I S  I 
I N T E R -  
V A L S  
INPUT C U R R E N  
6 WEEKS 12 WEEKS 18 WEEKS 24 WEEKS 30 WEEKS 36 WEEKS 54 WEEKS 
T A T  VtC = 6 V .  VIN = 2 . 0  N = 0.  TI 5 l 2 S 0 C  
. .  . 




V O L T S  1 
L 30 1 
29  I 
27  I K] 
. 1 9  
. 1 5  
. I 3  
s . 1 0  . . . . .  
O F F  L E V E L  A T  
V O L T S  I 
I 4 
I I 
a -12sOc -- 
MU U U U 
----- 
I 
L 3 . 6  I 
E ,  1 a,., , I 
1 1  
V A L S  1 WEEK 1 I N T E R -  3 WEEKS 6 WEEKS 
SEMICONDUCTOR NETWORKS RELIABILITY DATA 9 QUALITY AND RELIABILITY ASSURANCE DEPARTMENT TEXAS INSTRUMENTS INCORPORATED 
I 
I 
T E S T  P E R F O R M E D :  T Y P E  TESTED S A M P L E  
STORAGE L I F E  @ +  125OC SN510 ' I Z E  48 
[INITIAID~STRIBUTIONI 1 P A R A M E T E R  B E H A V I O R  A N A L Y S I S  1 
1 6 7 . 5  la=4 
O N  L E V E L  A T  V c c =  OV. VIN = 
V O L T S  I 
I 
= 0.30 e! , N = 0 .  TI= 125OC B 
O F F  L E V E L  A T  V c c  = 6 V .  VIM 
V O L T S  I 1 U U I 2 5 . 9  I 
5 . 8  I I 
W I 
1 4 . 1  I 
I I U U 
O F F  L E V E L  (LOADED)  Ar v c c  
V O L T S  I 
I i U 
W H W I W 
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SEMI CON DUCTOR NETWORK S RELl ABILITY DATA 
QUALITY AND RELIABILITY ASSURANCE DEPARTMENT 
. TEXAS INSTRUMENTS INCORPORATED 
E S T  P E R F O R M E D :  T Y P E  T E S T E D  S A M P L E  
STORAGE LIFE e +  ao0c 94510 ' I z E  44 
I N I T I A L  D I S T R I B U T I O N  P A R A M E T E R  B E H A V I O R  A N A L Y S I S  
I N T E R -  
V A L S  1 WEEK 3 WEEKS 6 WEEKS 
I N P U T  C U R R E N T  A T  V C E =  6 V .  VIM = 2 . 0  N = 0.  TI = 128°C 
S 17.5 
O N  L E V E L  A T  v c c  = 6 V .  VIM = 2.0. N = 4 .  T A  = 121°C 
V O L T S  I * 
W 
U 
125-C VCC = 6 V .  O F F  L E V E L  A T  
V O L T S  I 
I 
, = I .  I I U U 
N =  4 O F F  L E V E L  ( L O A D E D )  A T  V c c = B V .  V 1 ~ = 0 . 3 0 .  
I 1 U V O L T S  I 
23.6 I 
3.5  1 
a a  I t W 
1.0 I 
5 i . e  I 1 
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T E S T  P E R F O R M E D :  T Y P E  TESTED 
STORAGE LIFE @+300°C SN514 
S A M P L E  
'IzE 20 
I N I T I A L  D I S T R I B U T I O N  
I N T E R -  
V A L S  
P A R A M E T E R  B E H A V I O R  A N A L Y S I S  
1 WEEK 3 WEEKS 6 WEEKS 
S EM1 CON DUCT0 R NE TWO RK S R EL I AB1 L I TY DATA 
QUALITY AND RELIABILITY ASSU RANCE DEP ARTMEN? TEXAS INSTRUMENTS INCORPORATED 
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I W I r67.5 I 65 I W 80 I 
"I I  W  0" I .- I 
20 1 
117.5 1 j 
O N  L E V E L  A T  V c c  = 6 V ,  VIN = 
V O L T S  I 
I 1 
O F F  L E V E L  A T  V c c  = 6 V .  VIN = 
1 U 
W 
5 . 4  I 
5 . 2  I 1 U U 
4 . 6  I 
4 . 4  1 I 
U U 6 4 . 1  I 
I i 
. . . . . .  
O F F  L E V E L  ( L O A D E D )  A T  V c c  
V O L T S  1 
I I 
I W 
3 . 5  I 
3 . 3  I 
9 ,  I U -. . , 
2 . 9  I I 
B 
I 1.9 I 5 1 . 8  I 1 t ~~ I 1 
t 
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The Weekly-Add-To test program i s  a continuous reliability control test of 
production networks. Each week a random sample of twenty Series 51 semi- 
conductor networks i s  taken from devices produced in the previous week and 
placed on operating l i f e  at T A =  125"C, Vcc= 6 v, and storage l i fe  at 
TA = 200OC. Ten networks are subjected to each test. The networks remain 
on test for twelve weeks. They are then removed and the tests are discon- 
tinued except for those units which each quarter are extended on test indefi- 
nitely to  obtain long-tem reliability data. 
Detect analysis of a l l  Weekly-Add-To failures i s  performed so that the infor- 
mation obtained can be passed back to the Integrated Circuits Department 
and/or Process Control Stations, as appropriate, for implementation of neces- 
sary corrective action. 
Summary 
The reliability trend shows failure rates currently below O.l%/lOOO hours. 
Indications are that network failure rates are approaching those of discrete 
components. Recent articles comparing systems composed of networks versus 
discrete component counterparts verify that this i s  the case -quotes of  MTBF 
improvements ranging from 6.6 to 30 have been noted. 
Test Results 
A combined summary of 125°C operating l i fe  and 200°C storage l i fe results 
by quarter i s  given in Fig. 1. The points are obtained by considering the 
relationship of failure rate versus temperature. Testing performed at 200°C 
and/or 125°C i s  related to85OC by use of the appropriate acceleration factor. 

































































































To convert failure rates at one temperature to 85"C, divide the failure rate by 
the appropriate factor, or alternately, multiply the hours accumulated by the 
same factor. Where no failures occurred, it was not possible to divide the 
number of failures by test hours to obtain failure rate. In these cases, the 
50% confidence level point was used. In general this i s  slightly more con- 
servative than the failures divided by hours method. 
Due to the fact that tests i n  the fourth quarter of 1963 and the first quarter 
quarter of 1964 are s t i l l  underway, parameter plots for fourth quarter, on sub- 
sequent pages, are done only on devices completing 12 weeks of testing. 
Corrective Action 
i 
Test Fai I ures 
Pro& ctl m 






S t  ora ge 4/13/63 
at 200°C 
Unit not bistable. Surface 
leakage, suspect inversion 
layer. 
Input current degradation. 
Surface leakage caused by 
e i t he  r contamination or 
inversion layer. 
Unit not bistable, input 
current degradation. Con- 
tamination caused i n p u t 
resistor degradation. 
Open. A l u m i n u m  oxide 
formation. Bonds mechan- 
ical ly but not electrically 
sound. 
Open pins. Formation of 
AU-AI c o rn p o u n d caused 
open bonds. 
Implementation of welded 
package has eliminated 
solder flux. I m p r o v e d  
clean up technique. Im- 
proved heat treating after 
a I u m i n u m evaporation. 
Added 200°C post can 
bake. 
Same as above. 
Same as above. 
Have not been able to re- 
produce or explain this 
mechanism. There ha v e 
been no recurrences. 
Added 200°C post can 
bake. Installed hot t ip 
bonding capillaries for 
positive temperature con- 
trol . S tud  i e s currently 
underway to eliminate Au- 
AI interface by use of new 
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P A R A M E T E R  B E H A V I O R  A N A L Y S I S  
1 WEEK 3 WEEKS 6 WEEKS 12 WEEKS 
SEMI CON DUCT0 R NETWORKS R ELI AB1 L l  TY DATA 
QUALITY AND RELIABILITY ASSURANCE DEPARTMEIJT TEXAS IN ST RUM ENTS INCORPO RAT ED 
T E S T  P E R F O R M E D :  T Y P E  T E S T E D  S A M P L E  
OP ERATING L I F E  @ +125OC, VCC = 6 SN511 ' I Z E  6 3  
I N P U T  C U R R E N T  A T  Vcc = OV, VIN = 2 . 0  
1 .  
, T I =  121°C '  
' ' ' - 
W 
W U -- 
O F F  L E V E L  ( L O A D E D )  A T  V c c = 6 V .  V IN  C 
t 
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I N I T I A L  D I S T R I B U T I O N  
I N T E R -  
V A L S  
P A R A M E T E R  B E H A V I O R  A N A L Y S I S  

























SEMI CON DU CTO R N ETWO RK S RELl AB1 L I TY DATA 
QUALITY AND RELIABILITY ASSURANCE DEPARTMENT TEXAS INST RUM ENTS INCORPORATED 
T E S T  P E R F O R M E D :  T Y P E  T E S T E D  S A M P L E  
OPERATING LIFE e +12S0C, Vcc = 6 94513 'IZE 25 
~~ 
INPUT C U R R E N T  A T  V c c =  SV.  VI. = 2.0 
E3 
ON L E V E L  A T  V c c  E l  = OV. VIM = 2.0. N = 0 . 
W W W 
I . . J  
T I  = t2s0c 
E I i W W 
- .-. . . . 
O F F  L E V E L  A T  
V O L T S  I 1 U U 
, 0 . L  I I 
5 . 0  1 
4 .0  
4.6 I I 
4 . 2  I 
1 4 . 1  I 
I I 
1 
. . .  
O F F  L E V E L  ( L O A D E D )  A T  V C ~  = 6 V ,  
 V O L T S  -1 W 
I..... J 
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C. FIELD DATA REVIEW 
Actual use condition testing performed by networks consumers offers the 
potential of many hours of test data. Applications of 71 16 networks 
have accumulated 5,643,492 hours of test data. 
These applications are typically shift registers, computers, and counters 
operating near 25OC. A failure i s  considered to be observed when the 
equipment ceases functional operation due to a network failure. Failures 
whichoccur due to mechanical stressing in system checkout are not con- 
sidered as l i fe or operating failures. In the hours accumulated one 
failure has occurred. This failure was due to difficulties with the solder 
seal on the old Series 51 device. Implementation of the welded pack- 
age eliminates this mechanism. 
One failure out of 5,643,492 hours gives a failure rate estimate of 
0.018%/1000 hours, with 60% confidence this proves a use condition 
failure rate of 0.032%/1000 hours. 
The curve in Fig. 2 indicates the 0.032% graphically, along with 90% 
and 95% confidence l im i ts .  
Operating Time - Hours 




















D. STEP STRESS TESTS 
Temperature stepstress testing i s  performed to indicate product capability 
and toconfiim processimprovements. However, as a product's capability 
improves, this indicator becomes less sensitive since very few failures 
are observed up to temperatures that induce total failure. Consequently, 
testing during 1963 was limited to the amount necessary to show no de- 
gradation from previous levels had occurred. 
The applicability and use of opemting step stress i s  being investigated 
to determine i f  i t s  use will give a more sensitive indicator of product 
ca pabil i ty . 
Test Methds 
Networks are measured on failure indicative parameters in i t ia l ly .  The 
first level of stress (temperature or operating power) i s  then applied for 
a specified step length - general I y four to twenty four hours. Parameters 
aremeasured after this stress, and the same units are stressed to  the next 
higher step level. This sequence of testing continues to predetermine 
percent failure. Failures are removed after the level where failure i s  
indicated. 
Summary 
Step stressing shows product capability far in excess of normal storage 
temperature levels. Repetition of the same tests over a period in  time 
shows that process improvements have been effective in extending the 
temperature capability and reducing percent failure under extreme 
temperature stresses. 
Test Resu I t s  
Figure 3 shows the curve of percent failures versus temperature for tests 
performed in 1962 and 1963. Because the maior failure mode uncovered 
was open ball bonds, specific emphasis was placed on developing new 
contact materials by the Integrated Circuits Department. These ma- 
terials are being incorporated into the construction of extensively tested 
and evaluated samples which are being used in  the reliability investi- 
gations i n  progress. 
The resultsofthe most recent test are shown on page 23. It i s  significant 
to note that these networks show capability i n  excess of 377OC, the 
silicon-gold eutectic point. Th is  was not previously the case. Even 






SEMI CON DUCTOR NETWORKS RELIABILITY DATA 
QU ALlTY AND RELIABILITY ASSU RANC E DEPARTMENT 
TEXAS IN ST RUM ENTS INCORPORATED 
T E S T  P E R F O R M E D :  T Y P E  T E S T E D  S A M P L E  
TEMPERATURE STEP STRESS, 4 HOURS SN513 10 
1 ) N I T I I L . D l S T R l e U T l O N l  I P A R A M E T E R  B E H A V I O R  A N A L Y S I S  1 
I t  
I N T E R -  
V I L S  +20O0C +mot +300°c +35O0c +37s0c +42S°C 
I N P U T  C U R R E N T  A T  V c c = O V .  V , *=Z .O N = O .  
-nn R 
HU 
O N  L E V E L  A T  V c r  = 6 V .  Vtu = 2.0. N = . O .  T. = 126°C 
V O L T S  
. 2 5  
.23 
. 1 9  
O F F  L E V E L  A T  
I 
V O L T S  I , I Fa I 
U 1 1 - - 1  
U --- 
O F F  L E V E L  l L O A D E O l  A T  V r r  = 6 V .  V.., = 0 . 3 0 .  
. . . . . .  -V O L T S  I 
I I U 
3 . 1  I 
2 0  I 1 U U U 
L . l  I I -
The shift in Voff  readings after the first two levels o f  stress was 
due L o  improper readings initially and after the 200°C step. 
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E. ENVIRONMENTAL TESTS 
Test Program 
Environmental testsare performed to demonstrate the abi l i ty of the semi- 
conductor networks to withstand mechanical and physical stresses. The 
results illustrate compliance with existing environmental requirements 
of Mil-S-19500. The tests were then extended to even higher levels to 
demonstrate the abil ity to withstand even higher stress conditions. 
Test Results 
Figure 4 summarizes the tests runand the failures found in  tests perform- 
ed in  1962 and 1963. Failure modes are indicated and corrective action 
noted. Subsequent pages report detail results of each test performed 
including the init ial and post test parameter behavior patterns. Tests 
performed on over 600 networks prove capability in  excess of standard 
military testing levels. 
It should be pointed out that the failures at 20,000 Gand 3,000 G 
occurred i n  1962. Since the date of those failures, 45 units have been 
tested at 20,000 G with no additional failures, indicating that the im- 
plemented corrective action steps have been effective. 
24 
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Package or Lead Failure 
Degradation Input Current 
Lead Failure 
CONDITIONS 






5 Cycles -55OC to +125OC 
160 Cycles 
1,500 G, 0.5MS, Total 20 Rlnwc 
4 Planes 
2 , m  G 
3,000 G 
3,500 G, 0.2MS 




20 G, 60 CPS, 96 Hours 
30 G 9 Hours 
4 0 G  9 Hours 
























































SUBSEQUENT PROCESS CHANGES 
Eliminated Solder Flux by Going to Welded Package 
Added QRA Bonding Controls, Expanded Contacts 
Hot Tip Bonder and Insulated Base Plate 
lncrwsed Bar Thickness, Changed Mounting Glass 
8, Improved Operator Procedure by X-ray Monitor 
Test Fixture Caused Problems - Fixture Redesigned 
N e w  Welded Package Is More Rigid 
High Temperature Slice Bake, Installed 100% 48- 
Hour 200OC Bake and 10 Cycles of Temperature 
Cycling (-55OC to +15OoC), Added Welded Package 
Current Welded Package Results Indicate Improve- 
ment on Salt Atmosphere and Moisture Resistance 
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T E S T  P E R F O R M E D :  T Y P E  T E S T E D  S A M P L E  
I N I T I A L  D I S T R I B U T I O N  P A R A M E T E R  B E H A V I O R  A N A L Y S I S  
I N T E R -  
V A L 5  5 Cycles 45 Cycles 
1 
I S EM1 CON DU CTO R NE TWO RK S R EL I AB1 L I TY DATA 9 QUALITY AND RELIABILITY ASSURANCE DEPARTMENT TEXAS INSTRUMENTS INCORPORATED 
O N  L E V E L  A T  V r r  = 6 V .  VIM = 2 . 0 .  N = 0 , T A  = 12tloC 
1 
I 
O F F  L E V E L  A T  V r r  = 6 V ,  VI. = 0 . 3 0  
V O L T S  I 
I I U U 
1 W 4.2 I 
d 4 . 1  I 
I I I r- I J . . . . . .  
A D E D )  A T  V c c  = 6 V .  VIN = 0.30 O F F  L E V E L  ( L O  
V O L T S  I 
1 1 c -  I 
2 . 5  I 
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Fig. 4. Series 51 - Semiconductor Networks Environmental Evaluation 
























































Package or Lead Failure 
Degradation Input Current 
Lead Failure 
CONDITIONS FAIL CODE 







5 Cycles -55°C to + 1 W C  
1,500 G, 0.5MS, Total 20 Blows 
4 Planes 
M n  - 
L , W V  L Y  
3,000 G 
3,500 G, 0.2MS 
20 G, 100-200OCPS, 3 Planes 
30 G 
4 0 G  
50 G 
20 G, 60 CPS, 96 Hours 
30 G 9 Hours 
40G 9 Hours 
























































Eliminated Solder Flux by Going to Welded Package 
Added QRA Bonding Controls, Expanded Contacts 
Hot Tip Bonder and Insulated Base Plate 
Increased Bar Thickness, Changed Mounting Glass 
8, Improved Operator Procedure by X-ray Monitor 
Test Fixture Caused Problems - Fixture Redesigned 
New Welded Package Is  More Rigid 
High Temperature Slice Bake, Installed 100% 48- 
Hour 20O0C Bake and 10 Cycles of Temperature 
Cycling (-55'C to +150"C), Added Welded Package 
Current Welded Package Results Indicate Improve- 
ment on Salt Atmosphere and Moisture Resistance 
25 
T E S T  P E R F O R M E D :  
THERMAL S H O C K ,  +lWeC to ooc 
T Y P E  T E S T E D  S A M P L E  
SN515 10 
I N I T I A L  D I S T R I B U T I O N  P A R A M E T E R  B E H A V I O R  A N A L Y S I S  
I N T E R -  1 45 Cycles V A L S  5 Cycles 
SEMICON DUCT0 R NETWORKS RELIABILITY DATA 
QUALITY AND RELIABILITY ASSURANCE DEPARTMENT TEXAS IN ST RUM EN TS INCO RPO RAT ED 
O N  L E V E L  A T  V 
. l l  I 
I.10 I J 
O F F  L E V E L  A T  V r r  = 6 V .  VtN = 0.30 , N = O .  T. = 125°C 
1 - V O L T S  I 
I U 
I 
> . . A  I I 
1 I 4 . 6  I " d  I W 
V I N  = 0.30  C O F F  L E V E L  ( L O A D E D )  A T  V c c  = 6 V  
[ V O L T S  1 1 U L 3 . 6  I 
3.5 I 
7 7  I I 
EB 5 1 .  






I N I T I A L  D l S T R l a U T l O N  P A R A M E T E R  B E H A V I O R  A N A L Y S I S  
I N T E R -  1 I 45 Cycles V A L S  5 Cycles A 
S EM1 CON DU CTO R NETWORKS R ELI AB1 L i TY DATA 
QUALITY AND RELl  ABiLlTY ASSURANCE DEPARTMENT TEXAS INSTRUMENTS INCORPORATED 
t 
O N  L E V E L  A T  V C ~  = 6 V .  
O F F  L E V E L  A T  V C C  = 6 V  
V O L T S  I 
t 
2 5 . 9  1 
5 . 8  I 
C P  I I 
- - . . . .  





SEMlCON DUCTOR NETWORK s RELIABILITY DATA 
QUALITY AND RELIABILITY ASSURANCE DEPARTMENT TEXAS INSTRUMENTS INCORPORATED 
T E S T  P E R F O R M E D :  
SHOCK, 0.5 mrec duration 
T Y P E  T E S T E D  S A M P L E  
SN514 i o  
I N I T I A L  D I S T R I B U T I O N  
I N T E R -  
V A L S  
r, 
. 1 9  
.IS 
. 1 3  
I.10 
O F F  L E V E L  A T  V c c  = 6 V ,  VIN = 0.30 
V O L T S  I 
I I 
P A R A M E T E R  B E H A V I O R  A N A L Y S I S  
1500 G 3000 G I 
. . . . . .  
O F F  L E V E L  ( L O A D E D )  A T  V c c  = 6 V .  
V O L T S  
2 . 9  
- 








I N I T I A L  D I S T R I B U T I O N  
1 I N T E R -  V A L S  
I 
I 
P A R A M E T E R  B E H A V I O R  A N A L Y S I S  







f l 0  
SEMICON WCTOR NETWORKS RELIABILITY DATA 
QUALITY AND RELIABILITY ASSURANCE DEPARTMENT 
TEXAS iNST RUM ENTS INCORPO RAT ED 
T Y P E  T E S T E D  S A M P L E  T E S T  P E R F O R M E D :  
VARIABLE FREQUENCY VIBRATION, 100 tu Zoo0 cp5 SN514 'IZE 10 
~1 
O F F  L E V E L  ( L O A D E D )  A T  V c c  = 6 V ,  
U 
- 0  
Vuw = 0 . 3 0 .  N = 5 TI= 12s C 
i 
. . . . . .  
U 
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I N T E R -  
V A L S  20 G I 30G 
S EM1 CON DU CTO R N E TWO RK S R EL I AB1 L I TY DATA 
QUALITY AND RELIABILITY ASSURANCE DEPARTMENT TEXAS INSTRUMENTS INCORPORATED 
T E S T  PERFORMED: T Y P E  T E S T E D  S A M P L E  
VIBRATION FATIGUE, 96 hours at 60 cps SN511 ' IZE  10 
I - -D~sTR~BUT~ON~ 1 P A R A M E T E R  B E H A V I O R  A N A L Y S I S  I 
N = 0 .  TI = 125OC I N P U T  C U R R E N T  A T  V C C  = OV, VI. = 2.0 
V c c  = 6 V ,  VIN = 2.0. N = 4 , 
I 
a I
O F F  L E V E L  A T  V c c  = 6 v ,  vIN = 0.30 
V O L T S  I I 
I 
2 5 . 9  I I '"1 
4 . 4  
5 4 . 1  
O F F  L E V E L  ( L O A D E D )  A T  V c c = B V ,  
I 
1 
V I N  =0.30. N = 4 TI= 125OC 
U 
W 






V A L S  I I I 1 35,000 G 
SEMI CON DUCTOR NETWORKS RELl ABi LI  TY DATA 
QUfilTY AND RELl ABiLlTY ASSURANCE DEPARTMENT 
TEXAS IN ST RUM ENTS INCO RPO RAT ED 
T E S T  PERFORMED: T Y P E  T E S T E D  S A M P L E  
CONSTANT ACCELERATION (CENTRIFUGE) SN511 ' I Z E  10 
2.0 N = 0 .  TI =12S°C INPUT C U R R E N T  A T  V c c =  6 V .  VIM = 
1 
O N  L E V E L  A T  v c c = 6 V .  VIN= 2.0. N 
V O L T S  I I 
V c c  = 6 V .  VIM = 0.30 . 
ADED) A T  V c c  = 6 V ,  
U 
W W 
One f a i l u r e  occurred a f t e r  35,000 G test ing.  
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I N T E R -  
V A L S  IO Cycles 30 Cycles 
I 
SEMI CON DUCT0 R NETWORKS RELl ABILITY DATA 




T E S T  P E R F O R M E D :  T Y P E  T E S T E D  SAMPLE 
MOISTURE RESISTANCE (1 day per cycle) SN513 ' I Z E  ' 1 0  
i l N I T I A L  D I S T R I B U T I O N I  I P A R A M E T E R  B E H A V I O R  A N A L Y S I S  I 
C 6 7  5 I 
b S  I 
.n I I 
I I O N  L E V E L  A T  V c c = b V .  VIN = 1 .  2 . 0 ,  N -  0. TI= l 2 l 0 C '  ' I ' ' -
. I 1  I 
5 . 1 0  I J 
O F F  L E V E L  A T  V c c  = 6 V .  V IN 
V O L T S  I I 
z O . 3 0 .  N = O .  TI= 125 C 





O F F  L E V E L  ( L O A D E D 1  A T  V c c  
V O L T S  1 
C 
L 3.6 I 
9 c ;  I I 
3 . 1  1 
2 . 9  I t-l I L .  1 I 
1 . 9  I 
5 1 . 8  I I 
$: The s h i f t  i n  V o f f  a f t e r  30 c y c l e s  o f  m o i s t u r e  r e s i s t a n c e  was due t o  
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SEMICONDUCTOR NETWORKS RELIABILITY DATA 
QUALITY AND RELIABILITY ASSURANCE DEPARTMENT TEXAS IN STRUM ENTS l NCO RPO RAT ED 
T E S T  P E R F O R M E D :  T Y P E  T E S T E D  S A M P L E  
SALT ATMOSPHERE SN513 S I Z E  ,() 




I N T E R -  
V A L S  I 1  1 24 iiwn I 4p Hours 
1 1 1 1  
INPUT C U R R E N T  A T  
I 
k67.11 I 
6 5  I 
60 I 
5 5  1 
f , I r M P S  , 
* I ?  I I 
vcc = ev,  VI,, = 2.0 N = 0.  TA = 121'C 
I 
. . . . .  . . . . . .  
ON L E V E L  A T  v c c =  8 V .  VIN = 2.0. N = 0. TI = 12SuC 
I 1 V O L T S  1 
L 
2.30 I t 
H . I 9  W . 1 3  I 
.ll 1 
5 . 1 0  1 I 
O F F  L E V E L  A T  
v n ,  T C  I 1 r 
I J 
U 
I , . . . .-I -- 0  VI. = 0 . 3 0 .  N = 5 . T A  = 121 C O F F  L E V E L  ( L O A D E D )  A T  V c c  = 6 V  V O L T S  1 I 
I 
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F.  FAILURE ANALYSIS 
The Quality Assurance department performs an analysis on the failures 
experienced i n  the test programs described. Through centralization of 
this activity, two advantages are obtained: (1 )  Cross pollinationof 
techniques from analysis of other semiconductor device failures. (2) 
The ability to run a more efficient, better equipped activity on a large 
scale basis. The failure analysis activity contains over 55 pieces of 
equipment which are used in  analysis. The equipment includes a com- 
plete photographic layout, a chlorine etch apparatus for evaluation of 
oxide surface porosity, a complete metallurgical capability which 
utilizes a high resolution metalograph and microsection equipment, and 
an electrical probe capability which allows complete voltage probing 
under a variety of circuit bias conditions. The flow diagram i n  Fig, 5 
shows the procedures and equipment used in  performing failure analysis 
on semiconductor networks. Results of analyses performed are constant- 
l y  fed back to product department personnel responsible for process 
corrective action. 
The major reason for failure analysis i s  to uncover failure mechanisms 
and develop information to make corrective action possible. There i s  
another reason for failure analysis which becomes more important i n  
highly accelerated testing. This i s  the discovery that the failure mech- 
anism uncovered cannot exist at lower temperatures. A recent example 
of this typifies this case: device failures exhibiting high leakage on a 
200°C storage test were found to be conductive externally. Analysis of 
125°C data using non-parametric statistics showed, with 80%confidence, 
that this mechanism was non-existent at the lower stress levels. Proper 
failure analysis i s  also necessaryto separate test error -a difficult task 
on some of the more complex networks. 
Resultsoffailure analysis are utilized i n  process control changes as well 
as process changes. These process controls are threefold: quality assur- 
ance controls, manufacturing controls, and engineering controls. These 
controls, together with the utilization of quality material - properly 
specified and inspected, make up the total control system. 
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Fig. 5. Semiconductor Network Failure Analysis Procedure 
> 
Review QRA Test Data 
+ 
Verify Failed Parameters 
~ ~~~~ 
Decap and Microscope Inspect I 
. .  
1. Set up failed parameter condi- 
tions. 2. By probing measure 




Gross Leak Test 
> - 
. .  
Bake unit for 24 hours at 2OOOC 
and repeat above step 
. .  
I 
Chemically clean the bar's 
surface and reprobe while operating 
35 
. .  
. Remove Non-failures 
. Photograph a l l  unusual conditions 
. Analysis of resultant data to ascertain 
defect region 
. Detection of Temperature- 
Voltage 1 nduced Inversion 
. Improvement due to removal of surface 
contamination 
Fig. 5. (Continued) 
draw conclusions 
Open appropriate evaporated 
leads to isolate defect 
reg ion 
Remove evaporated leads 
and electrically probe suspect 
region 
Strip oxide from bar and 
electrically probe suspect region 
I 
Microsec t ion I 
Attempt to duplicate all 
electrically opened 
and shorted failures 
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Improvement of suspect region denotes 
incorrect region chosen. Bond across 
opens and recheck 
Record el ectri ca I characteristics 
Record electrical characteristics 








The appl icat ions  report  for the Series 53 SOLID CIRCUIT semiconductor 
network i s  due t o  be published in July.  
will be forwarded t o  JPL. 
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TABLE OF TESTS 
SIZE DRAWING NO. 
514715 
A 
Prepa ra t ion  3.1 
k 
Room Temperature Test  3.2 
Performance T e s t  No. 1 3.2.1 
SCALE lSHm 3 
Performance T e s t  No, 2 3.2.2 
3.2.3 r e r ronmnce  T e s t  Ne. 3 -. .. c 
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Low Temperature T e s t  3.3 
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LIST OF TEST EQUII'MENT 
Data Sheet ( T I  Drawing 514722) s h a l l  be completed a s  p a r t  of t h i s  t e a t ,  
Verify t h a t  test equipment designated WORKING STANDARD, o r  b e t t e r ,  is 
c u r r e n t l y  c e r t i f i e d  per TI Standard Procedure No. 12-28. 
Connnercial Test  Equipment - The following commercially a v a i l a b l e  tes t  
equipment (o r  equ iva len t )  is r equ i r ed  t o  complete t h e  t e s t s  r equ i r ed  
by t h i s  spec i f i ca t ton .  
Oscil loscope - Tektronix 543/ Plug-in Type CA 
Power Supply, dc, 0-50 VDC, 1.5 amp Sorenson T50-1.5 
Pulse  Generator, T I  Model 6563 ( o r  equivalent)  
Temperature Chamber - TI  Controlled Environmental Unit  
Recorder 18 Channel Visicorder - Honeywell Model 1012 
Spec ia l  Teat Equipment - The following s p e c i a l  tes t  equipment is r equ i r ed  
t o  complete the tes t  required by t h i s  s p e c i f i c a t i o n .  
Control Box, T I  Drawing 514713 
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TEST PROCEDURES 
The following t e s t  procedures cover t h e  systems t e s t  requirements t o  
evaluate the I n t e g r a t e d  C i r c u i t  Sequence Generator. 
Preparation 
Visua l ly  in spec t  t he  chass i s ,  modules, p r i n t e d  c i r c u i t  board, e t c .  f o r  
any mechanical f a u l t s  such a s  wi r ing  mistakes,  broken l eads ,  open welds, 
e t c .  before making any connections t o  the system. 
Adjust Vcc supply vol tage  t o  3.1 VDC 2 0.1 VDC. 
Adjust pu lse  genera tor  f o r  a p a r t i a l  going WLae (50 nsec  t o  500 nsec w i d e )  
from 0 t o  +3V 5 0.1V a t  a r a t e  of l m c  2 50KC wi th  r i s e  and f a l l  times 
a t  a minimum (minimum r i n g i n g  a t  0 and +3 v o l t s ) .  
Caution: Only a p o s i t i v e  going s i g n a l  is t o  be app l i ed  t o  t h i s  system. 
Connect Control Box t o  r eco rde r  a s  fol lows;  
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2 1  
13 
24 
S e t  recorder paper feed t o  2 inches/second. 
Connect u n i t  to con t ro l  box. 
Room Temperature Tes t  







































Connect A c  p i n  22 and Co p i n  11 t o  ground. 
Observe t h e  c d e  camponent ou tpu t s  on the  osc i l loscope .  






























Note: The osc i l loscope  should be t r i g g e r e d  on the  p o s i t i v e  going 
edge of the s p e c i f i c  code's and ward d e t e c t o r  pu l se ;  i.e., 
sync on A Word when observing the A Code. 
Reduce t h e  r e p e t i t i o n  r a t e  of t he  pulee genera tor  t o  10 cps. 
Run on recorder  €or approximately 10 seconds. 
Check the  recorded waveforms by performing the  following manipulatione: 
1, 




Check TR Code for Mode 1 opera t ion ,  
N o t e 2  See Table 11, Sec t ion  5 f o r  TR and R Code eva lua t ion .  
3 , 2 9 2  Performance Teet No. 2 
a. Connect Ac p i n  22  t o  ground and Co p i n  11 t o  Vcc. 
b. Repeat 3.2.1.b. 
c. Repeat 3.2.l.c. 
d. Repeat 3.2.1.d. 
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i .  
e. Check t h e  recorded waveforms by performing the  fol lowing manipulat ions:  
1. Check TR Code f o r  Mode 1. 
2. Check R Code. 
3.2.3 Performance Tes t  No. 3 
a. Connect Ac p i n  22  t o  VCc and Co p in  11 t o  ground. 
b, Repeat 3.2.1.b. 
c. Repeat 3.2.l.c. 
d. Repeat 3.2.1.d. 
DRAWING NO. 
514715 
e, Check the  recorded waveforms by performing t h e  fol lowing manipulat ions:  
1. Check TR Code for  Mode 2. 
2. Check R Code. 
3.2.4 Performance Tes t  No. 4 
a. 
b. Repeat 3.2.l.b. 
C. Repeat 3.2.l.c. 
d, Repeat 3.2.l.d. 
Connect Ac p i n  2 2  and Co p i n  11 to  Vcc. 
8i 
e. Check the  recorded waveforms by performing the  fol lowing manipulat ions:  
1. Check TR Code f o r  Mode 3. 
2. Check R Code. 
3.3 Low Temperature Tes t  
3.3.1 Precool temperature chamber t o  -25oC. P lace  system connected t o  con t ro l  
box ins ide  and allow one h a l f  hour f o r  s t a b i l i z a t i o n .  
3.3.2 Repeat 3.2.1. 















CODE IDENT NO. 
Repeat 3.2.2. 
SIZE DRAWING NO. 
Repeat 3.2.3. 
Kepeat 3-2.4, 
High Temperature T e s t  
Prehea t  temperature chamber t o  + 100°C. 
box i n s i d e  and a l low one ha l f  hour f o r  s t a b i l i z a t i o n .  
Repeat 3-2.1. 




Vibrat ion Tes t  - The following tests w i l l  be performed while  repea t ing  
paragraph 3.2. ( s ec t ions  d and e). 
The assembly s h a l l  be at tached f i rmly  and secure ly  t o  the  v i b r a t i o n  e x c i t e r  
by i t s  normal attachment points. 
on t he  e x c i t e r  a s  near  t o  the support ing bracke t  a s  possible .  The assembly 
s h a l l  be subjec ted  t o  t h e  v i b r a t i o n  test i n  th ree  rmtua l ly  perpendicular  
d i r ec t ions ,  one of which s h a l l  conform as nea r ly  a s  poss ib l e  t o  the  boos te r  
t h r u s t  ax is .  
The v i b r a t i o n  l e v e l  s h a l l  be observed 
Low Frequency Vibrat ion Test - The assembly s h a l l  be subjec ted  t o  s inusoida l  
v i b r a t i o n s  a t  f requencies  between 1 2  cps and 40 cps €or 5 minutes i n  each 
of  t h ree  orthogonal d i rec t ions .  The frequency of v i b r a t i o n  s h a l l  be swept 
a t  a r a t e  varying d i r e c t l y  with frequency. 
a r e  a s  follows: 
The l e v e l s  and sweep procedures 
Amplitude Frequency - Time Sweep Method 
3 g ' s  peak 1 2  t o  40 cps 5 minutes Swept once from 1 2  t o  40 
cps and back t o  1 2  cps 
High Frequency Complex Wave Vibra t ion  Tes t  - The t e s t  s h a l l  c o n s i s t  of the  
fol lowing two segments of combined white Gaussian noise  (WGN) band-limited 
between 40 and 1500 cps and sweeping s inuso ida l  v ib ra t ion .  The s inuso id  
s h a l l  be swept once from 35 cps t o  1500 cps and back t o  35 cps i n  the  t i m e  
per iod  of the  segment. The t o t a l  t e s t  time s h a l l  be e i g h t  minutes i n  each 
of the  th ree  d i r ec t ions .  
a. Segment (1) 
2 minutes. 
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- Combined l o g  rma WGN and 4g r m s  sweeping s inusoid  f o r  
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b, Segment ( 2 )  - Combined 5g rm8 and 4g rm8 sweeping s inusoid  €or 6 minutes. 
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c, Notes on v i b r a t i o n  t e s t :  
DRAWING NO. 
514715 
Note 1 - The complex wave t e s t  s i g n a l  w l l l  have t h e  following 
c h a r a c t e r i s t i c s .  
Ra t io  a t  Tes t  Level 
T i m e  ( s e c )  Type of S igna l  t o  C a l i b r a t i o n  rm8 g l e v e l  
5 SCALE 
0-15 Noise ( c a l i b r a t i o n )  
0-30 None 
WT I SHEET * 
Segment 1 
30-150 Noise p lus  s inuso id  
Noise only 
Sinusoid only  
Segment 2 
150-510 Noise p lus  s i m s o i d  


















Note 2 - For c r e a t i n g  the random noise ,  the output  of a random noise  
genera tor ,  General Radio Model 1390-A o r  equiva len t ,  may be 
used i f  proper care  i s  taken t o  ensure the c o r r e c t  amplitude 
d i s t r i b u t i o n  of the s igna l .  For t e s t i n g  the  noise  genera tor  
or any a s soc ia t ed  equipment, t h e  use of amplitude d i s t r i b u t i o n  
ana lyzer ,  descr ibed  i n  JPL Memorandum No. 20-190, is suggested.  
For ensuring c o r r e c t  no i se  bandwidth, a f i l t e r  wi th  an asymptotic 
s lope  of a t  l e a s t  24 db per octave and 3 db po in t s  a t  40 and 
1500 cps s h a l l  be considered acceptab le .  
3.6 Final  Tes t  
3.6.1 Performance Tes t  No. 1 
a, Repeat 3.2.1. 
3.6.2 Performance Tes t  No. 2 
b. Repeat 3.2.2. 
3.6.3 Performance Tes t  No. 3 
C. Repeat 3.2.3. 
3.6.4 Performance Tes t  No. 4 
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Paragraph No. 
TABLE OF TESTS 
Prepara t ion  3.1 
Room Temperature Tes t  3.2 
Low Temperature Tes t  3.3 
High Temperature Tes t  3.4 
LIST O F  TEST EQUIPMENT 
Data Shee ts  (TI  Drawing 514723) s h a l l  be completed as p a r t  of t h i s  test .  
Ver i fy  t h a t  tes t  equipment designated WORKING STANDARD, or b e t t e r ,  i s  
c u r r e n t l y  c e r t i f i e d  per  T I  Std. Procedure No. 12-28. 
Commercial Tes t  Equipment - The following commercially a v a i l a b l e  t es t  
equipment (or  equiva len t )  i s  requi red  to  complete the t e s t  required by 
t h i s  s p e c i f i c a t i o n .  
Osci l loscope - Tektronix 543/Plug-in Type CA 
Power Supply, de. 0-50 VDC, 1.5 amp Soreneon T50-1.5 
Pulse  Generator, T I  Model 6563 
Temperature Chamber - T I  Controlled Environmental Unit 
Spec ia l  Tes t  Equipment - The fol lowing s p e c i a l  test  equipment i s  required 
t o  complete the test  required by t h i s  s p e c i f i c a t i o n .  
Tes t  Se t ,  Module, T I  Drawing 514711 
Control  Box, T I  Drawing 514713 
Five Stage Counter, T I  Drawing 514714 
t 
3. 
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The following t e s t  procedure covers  the  module tes t  requirements  t o  
evaluate  the Transmi t te r  and Receiver NO. 2 module of the  In t eg ra t ed  
C i rcu i t  Sequence Generator. 
SCALE z 
Prepara t ion  
Visual ly  in spec t  module f o r  any mechanical f a u l t s  such as wir ing mistakes,  
broken l eads ,  bad welds, e t c .  before  plugging module i n t o  tes t  set .  
WT SHEET 4 
Adjust Vcc supply vol tage  t o  3.1 VDC f 0.1 VDC 
Adjust pulse  genera tor  f o r  a pos i t i ve  going pulse  (50 nsec t o  500 nsec wide) 
from 0 t o  +3V f 0.1V a t  a rate of lmc +_ 50KC wi th  r i s e  and f a l l  t i m e s  a t  a 
minimum (minimum r inging  a t  0 and +3 v o l t s ) .  
Caution: Only a p o s i t i v e  going s i g n a l  i s  t o  be appl ied  t o  these  modules. 
Plug module i n t o  t es t  set .  
Connect t es t  se t  t o  c o n t r o l  box. 
Connect Vcc t o  t e s t  po in t  25 and GRD t o  tes t  po in t  26 of c o n t r o l  box. 
Connect t h e  f i v e  s t age  counter  t o  con t ro l  box as follows: 
Counter Lead Control  Box 
T e s t  Po in t  20 (z) 
Test Poin t  15  (X) 
Test Poin t  3 (E) 
Test  Poin t  1 7  (D) 
Test Poin t  19 (E) 
Test Poin t  7 (E) 
Test Poin t  2 (1) 
No Connection 
Test  Poin t  10 (2) 
No Connection 
Connect pu lse  genera tor  t o  t e s t  po in t  13  of the  con t ro l  box. 
Note: 
Room Temperature Test 
- 
Oscil loscope should be t r i gge red  on the p o s i t i v e  going edge of S5. 
Performance T e s t  No.  1 
a. Connect the following tes t  po in t s  to  GRD. 
1. TP 14 (CL) 
1 
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b. Connect the fozowing t e s t  points to  Vcc. 
1. TP 6 (a) 
2 .  TP 1 (AC) 
3. TP 9 (CO) 
SIZE DRAWING NO. 
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C. Observe the outputs of the mdule on t;\e osc2:loscope. See 
Diagram, Sect ion 4, and Table I, Sect ion 5. 
1. - R TP 22 
2 .  R TP 21 
3 .  - TR T p 8  
4. TR TP 16 
3 .2 .2  Performance T e s t  No. 2 
a. Connect the following test points  t o  GRD. 
1. TP 6 (CL) - 
b. Connect the following t e s t  points  to  Vcc. 
1. TP 14 (CL) 
2 .  TP 1 (AC) 
3. TP 9 (CO) 
C. Observe the outputs of the module on the osci l loscope.  See 
Diagram, Sect ion 4, and Table I, Section 5. 
1. - R TP 22 
2 .  R TP 21 
3. - TR T P 8  
4 .  TR TP 16 
3 . 2 . 3  Performance T e s t  No. 3 
a.  Connect the following test points  to  GRD. 
1. TP 14 (CL) 
2 .  9 (0) 
b. Connect the fosowing t e s t  points  t o  Vcc. 
1. Tp 6 (CL) 
2. m 1 (ACj 
C. Observe the outputs of the module on the osci l loscope.  See 
Diagram, Sect ion 4, and Table I ,  Sect ion 5. 
1. - R Tp22 
2 .  R a) 21 
3 .  - TB T P 8  
4 .  TR TP 16 
3 . 2 . 4  Performance Test No. 4 
a. Connect the following t e s t  points  to  GRD. 
1. 
b. Connect the  fol lowing tes t  po in t s  t o  Vcc. 
1. TP 14 (CL) 
2. TP 1 (AC) 
c. Observe the  outputs  of t he  module on the  osc i l l o scope .  See 
Diagram, Sec t ion  4 ,  and Table I,  Sec t ion  5. 
1. - R TP 22 
2.  R TP 2 1  
4 .  TR TP 16 
3. - TR T p 8  
3.2.5 Performance T e s t  No. 5 
a. Connect the fol lowing tes t  po in t s  t o  GRD. 
1. TP 14 (CL) 
2 .  TP 1 (AC) 
b. Connect the following t e s t  po in t s  t o  Vcc. 
1. TP 6 (CL) 
2 .  TP 9 (CO) 
c .  Observe the outputs  of  the module on the osc i l l o scope .  See 
Diagram, Sec t ion  4 ,  and Table I ,  Sec t ion  5 .  
R TP 22 1. 
2 .  R Tp 2 1  
4 .  TR TP 16 
- 
3. - TR T P 8  
3.2.6 Performance Test No. 6 
a. Connect the fozowing  tes t  po in t s  t o  GRD. 
1. Tp 6 (a) 
2.  TP 1 (AC) 
b .  Connect the following tes t  po in t s  t o  Vcc. 
1. TP 14 (CL) 
2. TP 9 (CO) 
c .  Observe the outputs  of the module on the osc i l l o scope .  See 
Diagram, Sec t ion  4 ,  and Table I ,  Sec t ion  5. 
1. - R TP 22 
2 .  R TP 2 1  
3. - TR T P 8  
4 .  TR TP 16 
3.2.7 Performance Tes t  No .  7 
a. Connect the following tes t  poin ts  t o  GRD. 
1. TP 14 (CL) 
2 .  TP 1 (AC) 
3. TP 9 (CO) 
c 
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b. Connect the fosowing  t e s t  po in t s  to  Vcc. 
1. Tp 6 (a) 
c .  C)t?serve the outputs  of the module on the osc i l loscope .  See 
Diagram, Sec t ion  4 ,  and Table I, Sec t ion  5 .  
R TF' 22 1 .  
2 .  R TP 21 
4 .  TR Tp 16 
-
3 .  - TR T P 8  
SIZE DRAWING NO. 
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3 . 2 . 8  
3 . 3  
3 . 3 . 1  
3 . 3 . 2  
3 . 3 . 3  
3 . 3 . 4  
3 . 3 . 5  
3 . 3 . 6  
3.3.7 
3 . 3 . 8  
3 . 3 . 9  
n SCALE 
Performance T e s t  No. 8 
WT [ SHEET 7 
a. Connect t he  fosowing  t e s t  po in t s  t o  G W .  
1. TP 6 (CL) 
3 .  Tp 9 (CO) 
2 .  'IT 1 (AC) 
b. Connect t he  following t e s t  po in t s  t o  Vcc. 
1. TP 14 (CL) 
Observe the outputs  of the  module on the osc i l l o scope .  
Diagram, Sec t ion  4 ,  and Table, I, Sect ion  5. 
1. - R TP 22 
2. R TP 21 
4 .  TR Tp 16 
c .  See 
3 .  - TR T P 8  
LOW Temperature Tes t  
Precool temperature chamber t o  -25OC. 
i n s ide  and allow one ha l f  hour f o r  s t a b i l i z a t i o n .  
P lace  t e s t  s e t  wi th  module plugged-in, 
Repeat 3 . 2 . 1  
Repeat 3 . 2 . 2  
Repeat 3 . 2 . 3  
Repeat 3 .2 .4  
Repeat 3 . 2 . 5  
Repeat 3 .2 .6  
Repeat 3.2.7 
Repeat 3 . 2 . 8  
3.4 
3.4.1 












High Temperature Test 
SCALE WT 
Preheat temperature chamber to +lOO°C. 
plugged-in, inside and allow one half hour for temperature stabilization. 
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5. TABLE I 
Performance 












































Same a s  f o r  Performance Tes t  No. 1 
Same as  R f o r  Performance Tes t  No, I 
10111010111110101110111110101111 
3:~0010?000001010001ODOOOlOlOOOO 
Same a s  f o r  Performance Tes t  No.1 
Same a s  R f o r  Performance Tes t  No. 1 
Same a s  x f o r  Performance Tes t  No. 1 
00000000010101010000000001010101 
111111i1101010101111111110101010 
Same a s  f o r  Performance Tes t  Noel 
Same as  R f o r  Performance Tes t  No. 1 
Same as  f o r  Perforinance Tes t  No. 1 
11111111101010101111111110101010 
Same a s  S5 f o r  Performance Tes t  No.1 
00000000~0101010000000001010101 
Same a s  f o r  Performance Tes t  No. 1 
Same a s  R f o r  Performance Tes t  No. 1 
All z e r o ' s  
All one ' s  
Same a s  f o r  Performance Tes t  No.1 
Same a s  R_ f o r  Performance Tes t  No. 1 
Same as R f o r  Performance T e s t  No. 1 
All one ' s  
All zero> 
Same as  S5 f o r  Performance Tes t  Noel 
Same as  _R f o r  Performance Tes t  No. 1 
Same as  R f o r  Performance Tes t  No. 1 
All z e r o ' s  
All o n e ' s  
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output 
Same as for Performance Test No. 1 
Same as R for Performance Test No. 1 
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Same as S5 for Performance Test No. 1 
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Data Sheets  (TI  Drawing 514724) s h a l l  be completed a s  p a r t  o f  t h i s  t e s t .  
Verify t h a t  t e s t  equipment designated WilRKING STA!!ARD, o r  b e t t e r ,  is  
cu r ren t ly  c e r t i f i e d  per  T I  Standard Procedure No. 12-28. 
Commercial Tes t  Equipment - The fol lowing commercially ava i l ab le  t e s t  
equipmnt  ( o r  equiva len t )  i s  requi red  t o  complete the  t e s t s  requi red  
by t h i s  spec i f i ca t ion .  
Oscil loscope - Tektronix 543/Plug-in Type CA 
Power Supply, dc, 0-50 VDC, 1.5 amp Sorenson T50-1.5 
Pulse  Generator, T I  Model 6563 
Temperature Chamber - T I  Controlled Environmental Unit  
Spec ia l  Tes t  Equipment - The fol lowing s p e c i a l  t e s t  equipment is 
requi red  t o  complete the  t e s t  requi red  by t h i s  spec i f i ca t ion .  
Tes t  Se t ,  Module, T I  Drawing 514711 
Control Box, T I  Drawing 514713 
Five Stage Counter, T I  Drawing 514714 
TEST PROCEDURES 
The following t e s t  procedures cover the  module test  requirements t o  
eva lua te  t h e  lkansmi t te r  and Receiver No. 1 Module of the  In t eg ra t ed  
C i r c u i t  Sequence Generator. 
Prepara t ion  
Visua l ly  in spec t  m3dule for any mechanical f a u l t s  such a s  wir ing mistakes,  
broken leads ,  bad welds, etc. before  plugging module i n t o  t e s t  s e t .  
1 E1793.1 -L. t 
1 
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Adjust VcC supply vol tage  t o  3.1 WC 2 0.1 VDC. 
Adjust pu lse  generator  f o r  a p o s i t i v e  going pulse  (50 nsec t o  500 nsec wide) 
from 0 t o  +3v + 0.1v a t  a r a t e  of l m c  50kc, wi th  r i s e  and f a l l  times a t  
a minimum (minTmurn r ing ing  a t  0 and +3 v o l t s ) .  




Plug module i n t o  t e s t  s e t .  
Connect t e s t  s e t  t o  con t ro l  box. 
WT SHEET 4 
Connect VCC t o  t e s t  p o i n t  25 and ground t o  t e s t  p o i n t  26 of  con t ro l  box. 
Connect the f i v e  s t age  counter t o  con t ro l  box as  fol lows:  
Counter Lead Control  Box 
Test  Poin t  14 (A) 
S 1  Tes t  Po in t  15 (x) 
s2 Test  Po in t  6 (B) 
s2 Test  Poin t  7 (E) 
Test  Po in t  1 2  (C) 
Test  Poin t  5 (F)  
S 1  
- 
- 
s 3  
s3 
- 
Test  Poin t  17 (D)  
No Connection 
s5 Tes t  Poin t  19 ( E )  
- 
No Connection s5 
Connect pulse  genera tor  p o s i t i v e  output  t o  t e s t  po in t  20 of  the  con t ro l  box. 
NOTE: Osci l loscope should be t r i gge red  on the  p o s i t i v e  going edge o f  5. 
Room Temperature Test  
Observe the output  (Sec t ion  4 and 5)  of the  module on the osc i l loscope .  
Low Temperature Tes t  
Precool temperature chamber t o  -25 c. 
inside chamber and  al low one h a l f  hour f o r  s t a b i l i z a t i o n .  
0 
Place t e s t  s e t  with module connected 
t 
3-3.2 Repeat 3.2.1 
3.4 High Temperature Test 
3.4.1 Fieheat t eqorature  chimher t o  +IO0 C. Place t e s t  s e t  with module 0 
connected inside chamber and allow one ha l f  hour for  s tab i l i za t ion .  
3.4.2 Repeat 3.2.1 
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TABLE OF TESTS 
Preparation 3.1 
Room Temperature Test 3.2 
Low Temperature Test 3.3 
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A L D A  OF iEST i%jUWWBT 
Data Sheets (TI Drawing 514725) shall be completed as part of t h i s  test, 
Verify that test equipment designated WORKIFJG STANIZBRD, o r  better, I s  
curren t ly  c e r t i f i e d  per T I  Std.  Procedure Ho. 12-28. 
Connnercial T e s t  Equipment - The following commercially ava i lab le  test 
equipment (or equivalent)  i s  required t o  complete the test required by 
t h i s  specif icat ion.  
Oscilloscope - Tektronix 543/Plug i n  Type CA 
Power Supply, de, 0-50 VDC, 1.5 amp Sorenson T50-1.5 
Pulse Generator, T I  m d e l  6563 
Temperature Chamber - T I  Controlled Environmental Unit  
Special  Test  Equipment - The following s p e c i a l  test equipment i r  required 
t o  complete the test required by t h i s  spee i f ica t ion .  
Test  Set ,  Module, TI  Drawing 514711 
Control Box, TI Drawing 514713 
I 
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TEST PROCEDURES 
The following tes t  procedure covers  t he  module t es t  requirements  t o  
eva lua te  the D Sequence Generator Module of t h e  In t eg ra t ed  C i r c u i t  
Sequence Generator. 
Prepara t ion  
Visua l ly  inspec t  module f o r  any mechanical f a u l t s  such as wir ing  mir takes ,  
broken leads,  bad welds, e t c .  before  plugging module i n t o  test  set .  
Adjust Vcc supply vol tage  t o  3.1 VDC +, 0.1 VDC. 
Adjust pu lse  genera tor  f o r  a p o s i t i v e  going pulse  (50 nsec  t o  500 nsec 
wide) from 0 t o  +3V +_ 0.1V a t  a r a t e  of lmc +_ 50KC wi th  rise and f a l l  
times a t  a minimum (minimum r inging  a t  0 and +3 v o l t s ) .  
Caution: Only a p o s i t i v e  going s i g n a l  i s  t o  be appl ied  t o  these  modules. 
Plug module i n t o  t e s t  set .  
Connect t e s t  s e t  t o  con t ro l  box. 
Connect Vcc t o  tes t  po in t  25, and ground t o  tes t  po in t  26 of  c o n t r o l  box. 
Connect pulse  genera tor  p o s i t i v e  output  t o  test  po in t  7 of con t ro l  box. 
Note,: Osci l loscope should be t r i gge red  on the  p o s i t i v e  going edge of  
D Word. 
Room Temperature Teat 
Obsenre the following outputs  of the  module on the osc i l l o scope .  See 
Diagram, Sec t ion  4,  and Table I ,  Sec t ion  5. 




e. D5 - 
f .  Ds 
m. 3 
n. D i  
T P 5  
TP 19 
TP 18 
T P 1  
TP 11 




TP 1 7  
T P 8  
TP 21 
TP 22 
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3.4 .2  
Low Temperature Test 
Precool temperature chamber to -25OC. 
plugged-in, inside and allow one half hour for stabilization. 
Place test set, with module 
Repeat 3.2.1 
High Temperature Test 
Preheat temperature chamber to 100°C. 
plugged-in, inside and allow one half hour for stabilizetion. 
Place test set, with module 
Eepeat 3.2.1 
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LIST OF TEST EQUIPMENT 
D a t a  Shee t s  (TI Drawing 514726) shall  be completed as p a r t  of t h i s  t e a t .  
Verify t h a t  test  equipment designated WORKING STANDARD, o r  b e t t e r ,  is  
c u r r e n t l y  c e r t i f i e d  per T I  Standard Procedure No. 12-28. 
Commercial T e s t  Equipment - The following commercially a v a i l a b l e  test 
equipment ( o r  equ iva len t )  is required t o  complete the test  required by 
this s p e c i f i c a t i o n .  
Osci l loscope - Tektronix 543/Plug i n  Type CA 
Power Supply, de, 0-50 VDC, 5 amp Soreneon T50-1.5 
Pulse Generator,  TI Model 6563 
Temperature Chamber - T I  Controlled Environmental Unit 
Spec ia l  Tes t  Equipment: - The following special tes t  equipment is  required 
t o  complete the test  required by this s p e c i f i c a t i o n .  
Test S e t ,  Module, TI Drawing 514711 
Control Box, T I  Drawing 514713 
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The following tes t  procedure covers t he  module test  requirements t o  
evaluate  the  D Output Gating No. 2 Module of the I n t e g r a t e d  C i r c u i t  
Sequence Generator. 
Preparation 
Visua l ly  in spec t  module f o r  any mechanical f a u l t s  such as wir ing  mistake8, 
broken l eads ,  bad welds, e t c .  before  plugging module i n t o  test  set. 
Adjust Vcc supply vo l t age  t o  3.1 VDC +_ 0.1 VDC. 
Adjust pulse genera tor  f o r  a p o s i t i v e  going pulse  (50 nsec t o  500 nsec  
wide) from 0 t o  +3V f 0.1V a t  a r a t e  of lmc +_ 50KC wi th  r i re  and f a l l  
times a t  a minimum (minimum r inging  a t  0 and +3 v o l t s ) .  
Caution: Only a p o s i t i v e  going s i g n a l  is  t o  be applied- t o  these modules. 
Plug module i n t o  t e s t  set. 
Connect t e s t  s e t  t o  c o n t r o l  box. 
Connect V, to  test  po in t  25 and ground t o  test  po in t  26 of con t ro l  box. 
Connect the f i v e  s t age  counter to  c o n t r o l  box as follow8: 
Counter Lead Control Box 
No Connection 
Test Po in t  22 
T e s t  Poin t  21 (Dp) 
Tes t  Po in t  8 
Test Poin t  16 (D3) 
T e s t  Po in t  23 @5, 
Test  P o i n t  1 7  (D4) 
Test Po in t  10 (m 
Test Poin t  24 (D5) 
T e s t  Po in t  18 
Note: 
Room Temperature T e s t  
Performance Test No. 1 
Osci l loscope  should be t r i gge red  on the  p o s i t i v e  going edge of G. 
1-9410 



















b. Connect t h e  following test  po in t s  t o  Vcc. 
1. l T  1 (Dg) 
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r 
2 .  TP 19 
C. Observe the output of  the module on t h e  osc i l l o scope .  See 
Diagram, Sec t ion  4, and Table I, Sec t ion  5 .  
1. 3 - TP 20 
DRAWING NO. 
514719 
3 . 2 . 2  Performance Tes t  Nu. 2 
c 
0 
a. Connect t h e  fol&wing test po in t s  t o  Ground. 
1. TP 1 (D6) 
2.  'E? 4 (D7j 
b. Connect t he  following test po in t s  t o  Vcc. 
1. TP 11 (D6) 
2 .  TF 19 (D7) 
C. Observe the output  of  the module on t h e  osc i l loscope .  See 
Diagram, Sec t ion  4, and Table I, Sec t ion  5. 
1. 3 - TP 20 
I 1 1 1 1 1 1 1 1 1 1 1  
1 1 1 1 1 1 1 1 1 1  SCALE WT I SHEET 5 
3 . 2 . 3  Performance Tes t  No. 3 
a. Connect t h e  following test po in t s  t o  Ground. 
1. IIP 11 (D ) 
2. TP 19 &) 
b. Connect t h e  following t e e  t po in t s  t o  Vcc . 
1. T P 1 m  
2 .  TP 4 (D7) 
C. Observe the  output  of the module on the  osc i l l o scope .  See 
Diagram, Sec t ion  4 ,  and Table I, Sec t ion  5. 
1. 3 - TP 20 
3 . 2 . 4  Performance T e s t  No. 4 
a. Connect t he  following t e s t  po in t s  t o  Ground. 
1. T P 1 0  
2 .  TP 19 
b. Connect t h e  following test p o i n t s  t o  Vcc. 
1. TP 11 (D6) 
2 .  TP 4 (D7) 
C. Observe the output  of t he  module on the  osc i l loscope .  See 
Diagram, Sec t ion  4, and Table I, Sec t ion  5. 
1. 3 - TP 20 
t 
* 




Low Tempe rat u re Te 8 t 
Precool temperature chamber t o  -25OC. 
plugged-in, i n s i d e  and al low one h a l f  hour f o r  s t a b i l i z a t i o n .  
P lace  tes t  se t ,  w i th  module 
3.3.2 Repeat 3.2.1 
3.3.3 Repeat 3.2.2 
3.3.4 Repeat 3.2.3 
3.3.5 Repeat 3.2.4 
3.4 High Temperature Tes t  
3.4.1 Preheat  temperature chamber t o  +lOO°C. Place t e s t  se t ,  with module 
plugged-in, i n s ide  and al low one h a l f  hour f o r  s t a b i l i z a t i o n .  
3.4.2 Repeat 3.2.1 
3.4.3 Repeat 3.2.2 
3.4.4 Repeat 3.2.3 
3.4.5 Repeat 3.2.4 
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Data Sheets  ( T I  Drawing 514727) s h a l l  be completed as p a r t  of t h i s  t e s t .  
Verify t h a t  equipment designated working s tandard ,  o r  b e t t e r ,  i s  c u r r e n t l y  
c e r t i f i e d  per  T I  Std.  Procedure No. 12-28. 
Commercial T e s t  Equipment - The fol lowing commercially ava i l ab le  tes t  
equipment (or  equiva len t )  is requi red  t o  complete the  t e s t  requi red  by 
t h i s  spec i f i ca t ion .  
Osci l loscope - Telctronix 543fPlug-in Type CA. 
Power Supply - Sorenson T50-1.5. 
Pulse  Generator - T I  Model 6563. 
Temperature Chamber - T I  Controlled Environmental Unit. 
Spec ia l  T e s t  Equipment - The fol lowing s p e c i a l  test equipment is  required 
t o  complete the t es t  required by t h i s  spec i f i ca t ion .  
Tes t  S e t ,  Module, T I  Drawing 514711. 
Control  Box, T I  Drawing 514713. 
Five Stage Counter, T I  Drawing 514714. 
TEST PROCEDURES 
The fol lowing t e s t  procedure covers  the module t es t  requirements t o  
eva lua te  the  D Output Gating No. 1 Module of the In t eg ra t ed  C i r c u i t  
Sequence Genera to r .  











Visual ly  in spec t  module f o r  any mechanical f a u l t s  such as wi r ing  
mistakes,  broken l eads ,  bad welds, e t c .be fo re  plugging module i n t o  
tes t  set .  
Adjust Vcc supply vol tage  t o  3 .1  VDC 20.1 VDC. 
Adjust pulse  generator  f o r  a p o s i t i v e  going pulse  (50 nsec t o  500 nsec 
wide). from 0 t o  +3V 2 O . l V  a t  a r a t e  of 1 mc 550KC wi th  r ise  and f a l l  
times a t  a minimum (minimum r ing ing  a t  0 and +3 v o l t s ) .  
CAUTION: 
modules. 
Only a p o s i t i v e  going s i g n a l  i s  t o  be appl ied  t o  these  
Plug module i n t o  t es t  s e t .  
Connect GRD t o  TP 26 of c o n t r o l  box. 
Connect Vcc t o  TP 25 of c o n t r o l  box. 
Connect t e s t  se t  t o  c o n t r o l  box. 





c .  s2 
d. S3 - 
e. S3 
f .  s4 
h. S5 - 
i. S5 
Note: Osci l loscope should be t r i gge red  on the p o s i t i v e  going edge of - 
S5 of the fiy 
~~ ~ 
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Connect t h e  fol lowing tes t  p o i n t s  t o  GRD, 
1. T.P. 4 (D6) 
2. T.P. 12 (D7) 
cc 
1. T.P. 9 (&) 
2. T.P. 5 (q) 
Connect V t o  the  fcllovii tg t e a t  poli i ts .  
Observe the  ou tpu t s  o f  t h e  module on the osc i l loscope .  




T.P. 1 7  
- 
3. D T.P. 21  
3.2.2 Performance Tes t  No.  2 
a. Connect t h e  fol lowing test p o i n t s  t o  GRD. 
1. T.P. 9 (&) 
2. T.P. 12 (D7) 
b. Connect the  following tes t  p o i n t s  t o  VCC. 
1. T.P. 4 (Dg) 
2. T.P. 5 (F) 
c. Osberve t h e  ou tpu t s  o f  t h e  module on the  osc i l loscope .  
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3.2.3 Performance Tes t  No, 3 
a .  Connect the  fol lowing tes t  po in t s  t o  GRD. 
1. T.P. 4 (D6) 
2.  T.P. 5 (q) 
b. Connect the  fol lowing tes t  po in t s  t o  Vcc. 
1. T.P. 9 (c) 
2.  T.P. 12 (D7) 
c. Observe the  outputs  of the  module on t h e  osc i l loscope .  
Sec t ion  4 ,  and Table I ,  Sec t ion  5. 
1. 3 T.P. 6 
2. D T.P. 17 
3. D T.P. 21  
- 
3.2.4 Performance Tes t  No. 4 
a .  
b. 
C. 
Connect the  fol lowing t e s t  po in t s  t o  GRD. 
1. T.P. 9 (q) 
2. T.P. 5 (q) 
Connect the  fol lowing tes t  po in t s  t o  VCC. 
1. T.P. 4 (D6) 
2. T.P. 12 (D7) 
Observe t h e  outputs  o f  the  module on the  osc i l loscope .  
Sec t ion  4 ,  and Table I ,  Sec t ion  5. 
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Precool  temperature chamber t o  -25OC. 
plugged-in,  i n s i d e  and allow one h a l f  hour f o r  s t a b i l i z a t i o n .  
Place t e s t  se t ,  w i t h  module 
Repeat 3.2.1.  
Repeat 3.2.2.  
Repeat 1 , 2 . 3 .  
Repeat 3.2.4.  
High Temperature Test  
Preheat  temperature chamber t o  +lo0 C. Place tes t  s e t ,  wi th  module 





Repeat 3.2.4.  
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Data Sheets  ( T I  Drawing 514728) s h a l l  be completed a s  a p a r t  of t h i s  tes t .  
Ver i fy  t h a t  tes t  equipment designated WORKING STANDARD, o r  b e t t e r ,  i s  
c u r r e n t l y  c e r t i f i e d  per  T I  Std. Procedure No. 12-28. 
Commercial T e s t  Equipment - The fol lowing commercially a v a i l a b l e  test  
equipment (or  equiva len t )  i s  requi red  t o  complete the  tests requi red  
by t h i s  spec i f i ca t ion .  
Osci l loscope - Tektronix 543/Plug i n  type CA 
Power Supply - Sorenson T50 - 1.5 
Pulse  Generator - T I  Model 6563 
Temperature Chamber - T I  Control led Environmental Unit 
Spec ia l  Tes t  Equipment - The fol lowing s p e c i a l  t es t  equipment is  requi red  
t o  complete the  tests required by t h i s  spec i f i ca t ion .  
T e s t  Se t ,  Module, (Xed, White, Green Connector), T I  Drawing No. 514710. 
Control  Box, T I  Drawing GO. 514712. 
TEST PROCEDURES 
The fol lowing t e s t  procedures cover the module tes t  requirements t o  
eva lua te  the  X,  A ,  B, C, and E Code Sequence Generator Modules of the  
















Visually inspect  module fo r  any mechanical f a u l t s  such as wir ing mistakes,  
broken leads,  bad welds, e t c .  before plugging module i n t o  test  set. 
A d j u s t  Vcc supply voltage to  3.1V.D.C. +O.lV.D.C. 
Adjust pulse generator f o r  a pos i t ive  going pulse (50 nsec t o  500 nsec wide) 
from 0 to  +3V +O.lV a t  a r a t e  of 1 mc ?SOKC with r ise and f a l l  times a t  a 
minimum (minimum ringing a t  0 and 3V). 
CAUTION: 
modules. 
Only a positive-going s igna l  is t o  be applied t o  these 
Plug module in to  test se t .  
a .  X Code Generator Red Connector 
b. A Code Generator White o r  Green Connector 
c. B Code Generator White o r  Green Connector 
d. C Code Generator White o r  Green Connector 
e. E Code Generator White o r  Green Connector 
Room Temperature Test 
Connect t e s t  set  to  cont ro l  box. 
Observe the outputs of the module under t e s t  on osci l loscope a t  the 
t e s t  points  on the con t ro l  box. See Diagram, Section 4 ,  and Table I ,  
Sectibn 5. 
output  
a. X Code 
b. X Code 
c.  X Word 
d. CL 
e.  CL 
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8 .  
CODE ID€NT NO. 
ou tpu t  T e s t  Poin t  
Green 6 A Code White 6 
A Code White 2 Green 2 
A Word White 5 Green 5 
Green 5 B Code White 5 
B Code White 6 Green 6 
3 11- . + a d  kiiiite 4 Green 4 
Green 3 C Code White 3 
C Code White 5 Green 5 
C Word White 1 Green 1 
Green 3 E Code White 3 
E Code White 5 Green 5 
E Word White 6 Green 6 
NOTE: More than  one module may be t e s t e d  a t  a t i m e .  The ou tpu t s  
of the modules under test  w i l l  appear a t  test  p o i n t s  corresponding 
t o  the c o l o r  of the module connector. The osc i l loscope  should be 













Low Temperature T e s t .  
Precool  temperature chamber t o  -25OC. 
i n , i n s i d e  and al low one ha l f  hour f o r  s t a b i l i z a t i o n .  
Place test se t ,w i th  module plugged 
Repeat paragraph 3.2.1. 
Repeat paragraph 3.2.2. 
High Temperature Tes t  
Prehea t  temperature chamber t o  +lOO°C. 
in, i n s i d e  and allow one ha l f  hour for s t a b i l i z a t i o n .  
kepea t  paragraph 3.2.1. 
Repeat paragraph 3.2.2. 
Place test set, wi th  module plugged 
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